使用verilog语言实现FPGA下的SPI的主机模式，波特率为晶振时钟的五分之一，发送稳定-Using verilog language to achieve the SPI under the host mode, the baud rate is one-fifth of the crystal clock, send stable