讲述阻塞与非阻塞赋值的资料，很不错的资料，其实vhdl和verilog差别不打的-Obstructive and non-blocking assignment on the information, very good information, in fact, differences between VHDL and Verilog do not fight