这是分别用vhdl和verilog语言编写的源程序，里边还附上了生成的电路器件图。-This is, respectively, with VHDL and Verilog language source code, inside also includes circuit devices generated map.