查看会员资料
- 用户积分：262 分
- Email：用户隐藏
- Icq/MSN：
- 电话号码：
- Homepage：
- 会员简介：Nothing!
最新会员发布资源
U500 PAL GAL design
- PAL GAL design using vhdl used in gamika pc
LSFR design
- -- This testbench has been automatically generated using types std_logic and -- std_logic_vector for the ports of the unit under test. Xilinx recommends -- that these types always be used for the top-level I/O of a design in order -- to guarantee
Bootloader altera fpga sources
- Bootloader altera fpga sources