搜索资源列表
bs
- 布斯乘法器 这种特殊的乘法器供给需要使用的人使用-Booth multiplier
BOOTH_MUL
- booth multiplier with the detail document
booth_mul
- booth乘法器，通过booth编码相乘，包括了testbench-booth multiplier, multiplied by booth encoding, including the testbench
BBooth
- 基verilog 布斯乘法器 4位位宽，本人不才，仅做参考-Booth multiplier based verilog
multiplier2
- 整数的乘法可以通过移位加的方法实现，对于有符号的补码数据，可以通过Booth算法实现。-Integer multiplication can be achieved by shifting the method increases, the complement for signed data can be Booth algorithm.
10bit_Booth_algorithm
- 10位加法器，booth算法对学习computer architecture有帮助-10-bit adder, booth algorithm is useful for learning computer architecture
booth4
- 4位的booth算法加法器，对计算机组成原理的学习有帮助，verilog语言编写-4-bit adder booth algorithm, the learning of computer organization help, verilog language
marketplace
- 网络购物中心由前台管理和后台网站管理两部分组成。 前台管理 该部分主要包括商品展台、购物车、收银台、会员管理、商城公告及订单查询、商品查询等功能。 后台管理 该部分主要对商城内的一些基础数据进行有效管理，包括后台登录、商品设置、会员设置、订单设置、后台管理员设置、友情链接设置、公告设置等功能。-Online shopping centers managed by the front and back-office
Multiplier
- 使用三种不同结构（加法树、查找表、Booth算法）实现的乘法器，带有测试文件。-Use of three different structures (addition tree, look-up table, Booth algorithm) to achieve the multiplier, with testbench files.
a
- booth multiplier vhdl code
multiplier1
- vhdl for multiplier and booth multiplier encoder table
multiplier__tb
- paralel multiplier with booth coding in verilog
Mul16
- 16位高速乘法器,采用booth编码，华莱士压缩，超前进位加法器求和完成-16-bits Multiplier
san
- this presentation deals with modified booth algorithm
Booth_Multiplier_8bit_Radix_4_With_12bit_Adder_Ko
- verilog code for Booth Multiplier 8-bit Radix 4
booth1.dir
- booth multiplier in max-plus 10.2
multiplier-
- 模拟计算机中乘法器的运行过程，用到了Booth算法-The operation of the computer simulation of the multiplier process, use of the Booth algorithm
multiplier
- this document describe a 8 * 8 bits mutiplier with vhdl using booth algorithm and shown all parts of implementing this ip by ise software
newalgBooth
- modefied booth encoder complete algorithm
34105908-Multipliers-Using-Vhdl
- ABSTRACT: Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major d