文件名称:100vhdl_example
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
vhdl语言的100个例子
VHDL语言100例
第1例 带控制端口的加法器
第2例 无控制端口的加法器
第3例 乘法器
第4例 比较器
第5例 二路选择器
第6例 寄存器
第7例 移位寄存器
第8例 综合单元库
第9例 七值逻辑与基本数据类型
第10例 函数
-VHDL language, VHDL language 100 examples of 100 cases of the first one cases of the control port with the first two cases of adder uncontrolled port adder section 3 cases of the first four cases of multiplier comparator section Selector Rd 5 cases of the first six cases of the first register 7 cases of the first eight cases of shift register integrated cell library the first nine cases of the seven-valued logic and basic data types the first 10 cases of function相关搜索： 比较器
VHDL语言100例
第1例 带控制端口的加法器
第2例 无控制端口的加法器
第3例 乘法器
第4例 比较器
第5例 二路选择器
第6例 寄存器
第7例 移位寄存器
第8例 综合单元库
第9例 七值逻辑与基本数据类型
第10例 函数
-VHDL language, VHDL language 100 examples of 100 cases of the first one cases of the control port with the first two cases of adder uncontrolled port adder section 3 cases of the first four cases of multiplier comparator section Selector Rd 5 cases of the first six cases of the first register 7 cases of the first eight cases of shift register integrated cell library the first nine cases of the seven-valued logic and basic data types the first 10 cases of function相关搜索： 比较器
(系统自动生成,下载前可以参看下载内容)
下载文件列表
100vhdl_example
...............\10_function
...............\...........\10_bit_to_int.vhd
...............\...........\README.TXT
...............\11_wiredor
...............\..........\11_wiredor.vhd
...............\..........\README.TXT
...............\12_convert
...............\..........\12_convert.vhd
...............\..........\README.TXT
...............\13_SHL
...............\......\13_SHL.VHD
...............\......\README.TXT
...............\14_MVL7_functions
...............\.................\14_MVL7_functions.vhd
...............\.................\README.TXT
...............\15_MUX41
...............\........\15_MUX41.VHD
...............\........\15_MVL7_functions.vhd
...............\........\15_MVL7_syn_types.vhd
...............\........\15_test_vectors_mux41.vhd
...............\........\15_TYPES.VHD
...............\........\README.TXT
...............\16_MUX
...............\......\16_multiple_mux.vhd
...............\......\16_MVL7_functions.vhd
...............\......\16_test_vectors.vhd
...............\......\16_TYPES.VHD
...............\......\README.TXT
...............\......\TYPES.VHD
...............\17_parity
...............\.........\17_parity.vhd
...............\.........\17_test_bench.vhd
...............\.........\README.TXT
...............\18_LIB
...............\......\18_tech_lib.vhd
...............\......\18_test_lib.vhd
...............\......\README.TXT
...............\19_test_194
...............\...........\19_test_194.vhd
...............\1_ADDER
...............\.......\1_ADDER
...............\.......\.......\1_ADDER.exp
...............\.......\.......\files
...............\.......\.......\.....\L1.rpt
...............\.......\.......\.....\L2.rpt
...............\.......\.......\.....\L3.rpt
...............\.......\.......\workdirs
...............\.......\.......\........\aa
...............\.......\.......\........\..\ADDER.sim
...............\.......\.......\........\..\ADDER.syn
...............\.......\.......\........\..\Anal.info
...............\.......\.......\........\..\Anal.out
...............\.......\.......\........\WORK
...............\.......\.......\........\....\Anal.info
...............\.......\.......\........\....\Anal.out
...............\.......\.......\........\....\BIT_RTL_ADDER.sim
...............\.......\.......\........\....\BIT_RTL_ADDER.syn
...............\.......\1_adder.acf
...............\.......\1_adder.hif
...............\.......\1_adder.mmf
...............\.......\1_ADDER.VHD
...............\.......\bir_rtl_adder.acf
...............\.......\bir_rtl_adder.hif
...............\.......\bir_rtl_adder.mmf
...............\.......\bir_rtl_adder.tdf
...............\.......\bit_rtl_adder.acf
...............\.......\bit_rtl_adder.hif
...............\.......\bit_rtl_adder.mmf
...............\.......\bit_rtl_adder.vhd
...............\.......\LIB.DLS
...............\.......\README.TXT
...............\.......\U2268397.DLS
...............\20_test_159
...............\...........\20_test_159.vhd
...............\21_test_13a
...............\...........\21_test_13a.vhd
...............\22_deadlock
...............\...........\22_deadlock.vhd
...............\23_test_120
...............\...........\23_Test_120.vhd
...............\24_test_195
...............\...........\24_test_195.vhd
...............\25_test_1
...............\.........\25_test_1.vhd
...............\.........\25_test_1a.vhd
...............\26_test_74s
...............\...........\26_test_74s.vhd
...............\27_test_16
...............\..........\27_test_16.vhd
...............\28_test_64a
...............\...........\28_Test_64a.vhd
...............\29_test_35
...............\..........\29_Test_35.vhd
...............\2_ADDER
...............\.......\2_ADDER.VHD
...............\.......\README.TXT
...............\30_test_3
...............\.........\30_Test_3.vhd
...............\31_test_35b
...............\10_function
...............\...........\10_bit_to_int.vhd
...............\...........\README.TXT
...............\11_wiredor
...............\..........\11_wiredor.vhd
...............\..........\README.TXT
...............\12_convert
...............\..........\12_convert.vhd
...............\..........\README.TXT
...............\13_SHL
...............\......\13_SHL.VHD
...............\......\README.TXT
...............\14_MVL7_functions
...............\.................\14_MVL7_functions.vhd
...............\.................\README.TXT
...............\15_MUX41
...............\........\15_MUX41.VHD
...............\........\15_MVL7_functions.vhd
...............\........\15_MVL7_syn_types.vhd
...............\........\15_test_vectors_mux41.vhd
...............\........\15_TYPES.VHD
...............\........\README.TXT
...............\16_MUX
...............\......\16_multiple_mux.vhd
...............\......\16_MVL7_functions.vhd
...............\......\16_test_vectors.vhd
...............\......\16_TYPES.VHD
...............\......\README.TXT
...............\......\TYPES.VHD
...............\17_parity
...............\.........\17_parity.vhd
...............\.........\17_test_bench.vhd
...............\.........\README.TXT
...............\18_LIB
...............\......\18_tech_lib.vhd
...............\......\18_test_lib.vhd
...............\......\README.TXT
...............\19_test_194
...............\...........\19_test_194.vhd
...............\1_ADDER
...............\.......\1_ADDER
...............\.......\.......\1_ADDER.exp
...............\.......\.......\files
...............\.......\.......\.....\L1.rpt
...............\.......\.......\.....\L2.rpt
...............\.......\.......\.....\L3.rpt
...............\.......\.......\workdirs
...............\.......\.......\........\aa
...............\.......\.......\........\..\ADDER.sim
...............\.......\.......\........\..\ADDER.syn
...............\.......\.......\........\..\Anal.info
...............\.......\.......\........\..\Anal.out
...............\.......\.......\........\WORK
...............\.......\.......\........\....\Anal.info
...............\.......\.......\........\....\Anal.out
...............\.......\.......\........\....\BIT_RTL_ADDER.sim
...............\.......\.......\........\....\BIT_RTL_ADDER.syn
...............\.......\1_adder.acf
...............\.......\1_adder.hif
...............\.......\1_adder.mmf
...............\.......\1_ADDER.VHD
...............\.......\bir_rtl_adder.acf
...............\.......\bir_rtl_adder.hif
...............\.......\bir_rtl_adder.mmf
...............\.......\bir_rtl_adder.tdf
...............\.......\bit_rtl_adder.acf
...............\.......\bit_rtl_adder.hif
...............\.......\bit_rtl_adder.mmf
...............\.......\bit_rtl_adder.vhd
...............\.......\LIB.DLS
...............\.......\README.TXT
...............\.......\U2268397.DLS
...............\20_test_159
...............\...........\20_test_159.vhd
...............\21_test_13a
...............\...........\21_test_13a.vhd
...............\22_deadlock
...............\...........\22_deadlock.vhd
...............\23_test_120
...............\...........\23_Test_120.vhd
...............\24_test_195
...............\...........\24_test_195.vhd
...............\25_test_1
...............\.........\25_test_1.vhd
...............\.........\25_test_1a.vhd
...............\26_test_74s
...............\...........\26_test_74s.vhd
...............\27_test_16
...............\..........\27_test_16.vhd
...............\28_test_64a
...............\...........\28_Test_64a.vhd
...............\29_test_35
...............\..........\29_Test_35.vhd
...............\2_ADDER
...............\.......\2_ADDER.VHD
...............\.......\README.TXT
...............\30_test_3
...............\.........\30_Test_3.vhd
...............\31_test_35b