资源列表

« 1 2 ... .52 .53 .54 .55 .56 757.58 .59 .60 .61 .62 ... 4310 »

[VHDL编程led_key

说明:quartus下的按键控制led的工程文件-quartus button under the control of engineering documents led
<> 在 2025-06-24 上传 | 大小:180kb | 下载:0

[VHDL编程crcvhdl

说明:vhdl 是想的CRC,本程序已经实现调试-vhdl is to the CRC, the realization of the debugging process has
<吴能峰> 在 2025-06-24 上传 | 大小:286kb | 下载:0

[VHDL编程vmachine

说明:Verilog code for vending machine.. Descr iption: Vending machine ll take two quarters and distribute one of the two flavors of juice(apple or orange). Inputs: • Q : A quarter has been inserted. • O : orange juice button is press
<deepa> 在 2025-06-24 上传 | 大小:8kb | 下载:0

[VHDL编程digital_lock

说明:Verilog code for digital combinational lock //BCAC – Unlock sequence //wrong sequence –alaram goes on and goes off only after pressin another 4 wrong buttons. //once the lock is open ,we can close the lock by pressin any key //From any state
<deepa> 在 2025-06-24 上传 | 大小:7kb | 下载:0

[VHDL编程Traffic_llight_controller

说明:Consider the following variation on the traffic light controller problem. A North-South road intersects an East-West road. In addition to the Red/Yellow/Green traffic lights, the N-S road has green left-turn arrows. The arrows work as follows. Wit
<deepa> 在 2025-06-24 上传 | 大小:6kb | 下载:0

[VHDL编程request_arbiter

说明:// Inputs --- // DMACSREQ_i -- The 16-bit signal which stores the single request of all the 16 devices // DMACBREQ_i -- The 16-bit signal which stores the burst request of all the 16 devices // hclk_i -- Clock signal // hresetn_i -- Active l
<deepa> 在 2025-06-24 上传 | 大小:11kb | 下载:0

[VHDL编程clock

说明:以前做的EDA课程设计,CLOCK,可设置时间的,6位数码管显示-Done before the EDA curriculum design, CLOCK, may set the time, digital tube display 6
<王志杰> 在 2025-06-24 上传 | 大小:1.02mb | 下载:0

[VHDL编程AD_ctrl

说明:用VHDL编程实现的基于FPGA的adc0809和ad1674的控制模块,做数据采集的朋友可以看一下。-VHDL Programming with FPGA-based control adc0809 and ad1674 modules, data acquisition so friends can see.
<jia> 在 2025-06-24 上传 | 大小:2kb | 下载:0

[VHDL编程ad9777_ini

说明:Verilog编写的AD9777初始化代码-Verilog code to initialize the preparation of the AD9777
<hanpei> 在 2025-06-24 上传 | 大小:1kb | 下载:0

[VHDL编程vidiocpt

说明:本代码为富士通MV86S02的CMOS图像传感器的VHDL驱动代码-The code for Fujitsu MV86S02 the CMOS image sensor-driven VHDL code
<王志杰> 在 2025-06-24 上传 | 大小:136kb | 下载:0

[VHDL编程arithmetic

说明:在Verilog环境下实现简单的数学逻辑运算从而更好的了解 VHDL的编程风格-arithmetic
<蓝天> 在 2025-06-24 上传 | 大小:56kb | 下载:0

[VHDL编程avr_core2_VHDL

说明:avr_core2_VHDL source-avr_core2_VHDL source
<Hur,Hwan> 在 2025-06-24 上传 | 大小:82kb | 下载:0
« 1 2 ... .52 .53 .54 .55 .56 757.58 .59 .60 .61 .62 ... 4310 »

源码中国 www.ymcn.org