资源列表

« 1 2 ... .49 .50 .51 .52 .53 2554.55 .56 .57 .58 .59 ... 4310 »

[VHDL编程double_mux4_1

说明:设计一个双四选一的数据选择器电路 设计要求: (1)双四选一的数据选择器的电路框图如图3.2.3所示,试写出设计块对其逻辑功能进行描述。 -Choose a design of a dual quad data selector circuit design requirements: (1) a double four selected data selector circuit diagram shown in Figure 3.2.3, try to write the
<mowensui> 在 2025-06-23 上传 | 大小:130kb | 下载:0

[VHDL编程kcpsm3

说明:code for Kcpsm3 with VhDL code...write for programers to improve their programation usin picoblaze and generating a easier code than VHDL-code for Kcpsm3 with VhDL code...write for programers to improve their programation usin picoblaze and generatin
<Sato> 在 2025-06-23 上传 | 大小:8kb | 下载:0

[VHDL编程2_intro_fpga

说明:Introduction to FPGA presentations
<Sato> 在 2025-06-23 上传 | 大小:114kb | 下载:0

[VHDL编程curso-fpga-programacion-arreglos-compuertas

说明:cpuse to learn how to programate VHDL
<Sato> 在 2025-06-23 上传 | 大小:3.7mb | 下载:0

[VHDL编程fpga_a2_2004

说明:FPGA design in 2004 and their beginings
<Sato> 在 2025-06-23 上传 | 大小:139kb | 下载:0

[VHDL编程Introduccion

说明:introduction to FPGA and VHDL design projects
<Sato> 在 2025-06-23 上传 | 大小:969kb | 下载:0

[VHDL编程NotasCompletas

说明:notes for VHDL projects to design and architecture comprehention
<Sato> 在 2025-06-23 上传 | 大小:1.42mb | 下载:0

[VHDL编程Noise-on-the-PLL-loop-bandwidth

说明:一篇介绍的比较详细的关于锁相环噪声与环路带宽的文档-Noise on the PLL loop bandwidth of the document
<肖飞> 在 2025-06-23 上传 | 大小:220kb | 下载:0

[VHDL编程Circuit-design-with-VHDL-by-Volnei-A.-Pedroni

说明:THIS THE BEST EBOOK FOR THE SYNTHESIS OF DEGITAL DESIGN CONCEPTS IN THE BOTH VHDL HARDWARE LANGUAGES IN A SIMPLEST WAY ...IT IS VERY USEFUL FOR A LEARNER-THIS IS THE BEST EBOOK FOR THE SYNTHESIS OF DEGITAL DESIGN CONCEPTS IN THE BOTH VHDL HARDWARE LA
<venkat> 在 2025-06-23 上传 | 大小:4.81mb | 下载:0

[VHDL编程The-USB-2.0-Physical-Layer_-Standard-and-Implemen

说明:THIS DOCUMENT IS USB 2.0 PHYSICAL LAYER STANDARD AND IMPLEMENTATION BY GERRIT W DEN BESTON ...VERY USEFUL WHILE IAM DOING PHYSICAL LAYER IMPLEMNTATION OF USB
<venkat> 在 2025-06-23 上传 | 大小:2.16mb | 下载:0

[VHDL编程FPGA_CPL

说明:FPGA_CPLD在线实时自主可重构系统技术及其在软测量中的应用-FPGA_CPLD line real-time self-reconfigurable system technology and its application in soft sensor
<SIS> 在 2025-06-23 上传 | 大小:474kb | 下载:0

[VHDL编程CIEDE2000

说明: CIEDE2000计算实例,每个步骤都有,计算最新的色差公式-Ref: G. Sharma, W. Wu, E.N. Dalal,"THE CIEDE2000 COLOUR-DIFFERENCE FORMULA: Implementation Notes, Supplementary Test Data, and Mathematical Observations," submitted to COLOR RESEARCH AND APPLICATION, Jan 2004.
<xyrx> 在 2025-06-23 上传 | 大小:22kb | 下载:0
« 1 2 ... .49 .50 .51 .52 .53 2554.55 .56 .57 .58 .59 ... 4310 »

源码中国 www.ymcn.org