文件名称:VGA
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
如迅雷强制弹出,可右键点击选“另存为”。
失败请重下,重下不扣分。
介绍说明--下载内容均来自于网络,请自行研究使用
VGA彩色信号控制器设计:用VHDL语言编写程序,重点完成三个功能:
1.棋盘格图案显示:
用三基色原理在CRT显示器上显示由横竖八彩条重叠构成的棋盘格图案;
2.在显示器上依次显示0~9十个数字:
每个数字不同颜色,每个显示大约0.4秒,循环显示;
3.显示动画效果:
将静态图像以高频率显示,造成动画效果,最终动态显示OVER结束。-VGA color signal controller design: using VHDL programming language, focusing on the completion of three functions: 1. Chessboard grid pattern shows that: The principle of three-color display on the CRT display by eight color横竖overlapping grid consisting of checkerboard patterns 2. followed by the display on display 0 ~ 9 10 figure: Each figure in different colors, each show around 0.4 seconds, circular display 3. show animation effects: static image to display a high frequency, resulting in animation effects, dynamic display finally OVER The End .相关搜索: VGA
VGA
VHDL
vhdl
vga
vhdl
vhdl
chessboard
vga
controller
with
vhdl
image
vhdl
vga
fpga
vga
display
VGA
VHDL
1.棋盘格图案显示:
用三基色原理在CRT显示器上显示由横竖八彩条重叠构成的棋盘格图案;
2.在显示器上依次显示0~9十个数字:
每个数字不同颜色,每个显示大约0.4秒,循环显示;
3.显示动画效果:
将静态图像以高频率显示,造成动画效果,最终动态显示OVER结束。-VGA color signal controller design: using VHDL programming language, focusing on the completion of three functions: 1. Chessboard grid pattern shows that: The principle of three-color display on the CRT display by eight color横竖overlapping grid consisting of checkerboard patterns 2. followed by the display on display 0 ~ 9 10 figure: Each figure in different colors, each show around 0.4 seconds, circular display 3. show animation effects: static image to display a high frequency, resulting in animation effects, dynamic display finally OVER The End .相关搜索: VGA
VGA
VHDL
vhdl
vga
vhdl
vhdl
chessboard
vga
controller
with
vhdl
image
vhdl
vga
fpga
vga
display
VGA
VHDL
(系统自动生成,下载前可以参看下载内容)
下载文件列表
实验程序
........\choose.vhd
........\cmp_state.ini
........\db
........\..\add_sub_2bh.tdf
........\..\add_sub_3bh.tdf
........\..\add_sub_4bh.tdf
........\..\add_sub_5bh.tdf
........\..\vga_800_600.db_info
........\..\vga_800_600.eco.cdb
........\..\vga_800_600.sld_design_entry.sci
........\..\vga_800_600_cmp.qrpt
........\..\vga_800_600_hier_info
........\..\vga_800_600_syn_hier_info
........\gepan.vhd
........\img.vhd
........\move.vhd
........\number.vhd
........\vga_800_600.asm.rpt
........\vga_800_600.cdf
........\vga_800_600.done
........\vga_800_600.fit.eqn
........\vga_800_600.fit.rpt
........\vga_800_600.flow.rpt
........\vga_800_600.map.eqn
........\vga_800_600.map.rpt
........\vga_800_600.pin
........\vga_800_600.pof
........\vga_800_600.qpf
........\vga_800_600.qsf
........\vga_800_600.qws
........\vga_800_600.sof
........\vga_800_600.tan.rpt
........\vga_800_600.tan.summary
........\vga_800_600.vhd
........\vga_800_600_assignment_defaults.qdf
........\choose.vhd
........\cmp_state.ini
........\db
........\..\add_sub_2bh.tdf
........\..\add_sub_3bh.tdf
........\..\add_sub_4bh.tdf
........\..\add_sub_5bh.tdf
........\..\vga_800_600.db_info
........\..\vga_800_600.eco.cdb
........\..\vga_800_600.sld_design_entry.sci
........\..\vga_800_600_cmp.qrpt
........\..\vga_800_600_hier_info
........\..\vga_800_600_syn_hier_info
........\gepan.vhd
........\img.vhd
........\move.vhd
........\number.vhd
........\vga_800_600.asm.rpt
........\vga_800_600.cdf
........\vga_800_600.done
........\vga_800_600.fit.eqn
........\vga_800_600.fit.rpt
........\vga_800_600.flow.rpt
........\vga_800_600.map.eqn
........\vga_800_600.map.rpt
........\vga_800_600.pin
........\vga_800_600.pof
........\vga_800_600.qpf
........\vga_800_600.qsf
........\vga_800_600.qws
........\vga_800_600.sof
........\vga_800_600.tan.rpt
........\vga_800_600.tan.summary
........\vga_800_600.vhd
........\vga_800_600_assignment_defaults.qdf