文件名称:cpu
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
用VHDL语言设计简单的CPU，重点设计微操作代码，然后设计CPU各组成模块，最后根据设计的微操作设计微指令，验证设计的正确性。可基本实现加、减、乘、除、移位、循环等操作。-VHDL language is designed to be simple to use the CPU, the focus of the design of micro-operation code, and then design the components of CPU module designed the final design of the micro-operation microinstruction to verify the correctness of the design. Can achieve the basic add, subtract, multiply, divide, transfer, recycling and other operations.相关搜索： cpu
vhdl
vhdl
cpu
cpu
basic
cpu
VHDL
CPU
FPGA
VHDL
cpu
vhdl
vhdl
cpu
cpu
basic
cpu
VHDL
CPU
FPGA
VHDL
cpu
(系统自动生成,下载前可以参看下载内容)
下载文件列表
cpu
...\alu.bsf
...\alu.vhd
...\br.bsf
...\br.vhd
...\control_unit.bsf
...\control_unit.vhd
...\cpu.asm.rpt
...\cpu.bdf
...\cpu.done
...\cpu.fit.rpt
...\cpu.fit.smsg
...\cpu.fit.summary
...\cpu.flow.rpt
...\cpu.map.rpt
...\cpu.map.summary
...\cpu.pin
...\cpu.qpf
...\cpu.qsf
...\cpu.qws
...\cpu.sim.rpt
...\cpu.tan.rpt
...\cpu.tan.summary
...\cpu.vwf
...\db
...\..\altsyncram_3ac1.tdf
...\..\altsyncram_js61.tdf
...\..\cpu.analyze_file.qmsg
...\..\cpu.asm.qmsg
...\..\cpu.cbx.xml
...\..\cpu.cmp.bpm
...\..\cpu.cmp.cdb
...\..\cpu.cmp.ecobp
...\..\cpu.cmp.hdb
...\..\cpu.cmp.logdb
...\..\cpu.cmp.rdb
...\..\cpu.cmp.tdb
...\..\cpu.cmp0.ddb
...\..\cpu.cmp_bb.cdb
...\..\cpu.cmp_bb.hdb
...\..\cpu.cmp_bb.logdb
...\..\cpu.cmp_bb.rcf
...\..\cpu.dbp
...\..\cpu.db_info
...\..\cpu.eco.cdb
...\..\cpu.eds_overflow
...\..\cpu.fit.qmsg
...\..\cpu.fnsim.cdb
...\..\cpu.fnsim.hdb
...\..\cpu.fnsim.qmsg
...\..\cpu.hier_info
...\..\cpu.hif
...\..\cpu.map.bpm
...\..\cpu.map.cdb
...\..\cpu.map.ecobp
...\..\cpu.map.hdb
...\..\cpu.map.logdb
...\..\cpu.map.qmsg
...\..\cpu.map_bb.cdb
...\..\cpu.map_bb.hdb
...\..\cpu.map_bb.logdb
...\..\cpu.pre_map.cdb
...\..\cpu.pre_map.hdb
...\..\cpu.psp
...\..\cpu.pss
...\..\cpu.rtlv.hdb
...\..\cpu.rtlv_sg.cdb
...\..\cpu.rtlv_sg_swap.cdb
...\..\cpu.sgdiff.cdb
...\..\cpu.sgdiff.hdb
...\..\cpu.signalprobe.cdb
...\..\cpu.sim.cvwf
...\..\cpu.sim.hdb
...\..\cpu.sim.qmsg
...\..\cpu.sim.rdb
...\..\cpu.simfam
...\..\cpu.sld_design_entry.sci
...\..\cpu.sld_design_entry_dsc.sci
...\..\cpu.syn_hier_info
...\..\cpu.tan.qmsg
...\..\cpu.tis_db_list.ddb
...\..\mux_frc.tdf
...\..\prev_cmp_cpu.asm.qmsg
...\..\prev_cmp_cpu.fit.qmsg
...\..\prev_cmp_cpu.map.qmsg
...\..\prev_cmp_cpu.qmsg
...\..\prev_cmp_cpu.sim.qmsg
...\..\prev_cmp_cpu.tan.qmsg
...\..\wed.wsf
...\ir.bsf
...\ir.vhd
...\lpm_ram_dq0.bsf
...\lpm_ram_dq0.cmp
...\lpm_ram_dq0.vhd
...\lpm_ram_dq0_waveforms.html
...\lpm_rom0.bsf
...\lpm_rom0.cmp
...\lpm_rom0.vhd
...\alu.bsf
...\alu.vhd
...\br.bsf
...\br.vhd
...\control_unit.bsf
...\control_unit.vhd
...\cpu.asm.rpt
...\cpu.bdf
...\cpu.done
...\cpu.fit.rpt
...\cpu.fit.smsg
...\cpu.fit.summary
...\cpu.flow.rpt
...\cpu.map.rpt
...\cpu.map.summary
...\cpu.pin
...\cpu.qpf
...\cpu.qsf
...\cpu.qws
...\cpu.sim.rpt
...\cpu.tan.rpt
...\cpu.tan.summary
...\cpu.vwf
...\db
...\..\altsyncram_3ac1.tdf
...\..\altsyncram_js61.tdf
...\..\cpu.analyze_file.qmsg
...\..\cpu.asm.qmsg
...\..\cpu.cbx.xml
...\..\cpu.cmp.bpm
...\..\cpu.cmp.cdb
...\..\cpu.cmp.ecobp
...\..\cpu.cmp.hdb
...\..\cpu.cmp.logdb
...\..\cpu.cmp.rdb
...\..\cpu.cmp.tdb
...\..\cpu.cmp0.ddb
...\..\cpu.cmp_bb.cdb
...\..\cpu.cmp_bb.hdb
...\..\cpu.cmp_bb.logdb
...\..\cpu.cmp_bb.rcf
...\..\cpu.dbp
...\..\cpu.db_info
...\..\cpu.eco.cdb
...\..\cpu.eds_overflow
...\..\cpu.fit.qmsg
...\..\cpu.fnsim.cdb
...\..\cpu.fnsim.hdb
...\..\cpu.fnsim.qmsg
...\..\cpu.hier_info
...\..\cpu.hif
...\..\cpu.map.bpm
...\..\cpu.map.cdb
...\..\cpu.map.ecobp
...\..\cpu.map.hdb
...\..\cpu.map.logdb
...\..\cpu.map.qmsg
...\..\cpu.map_bb.cdb
...\..\cpu.map_bb.hdb
...\..\cpu.map_bb.logdb
...\..\cpu.pre_map.cdb
...\..\cpu.pre_map.hdb
...\..\cpu.psp
...\..\cpu.pss
...\..\cpu.rtlv.hdb
...\..\cpu.rtlv_sg.cdb
...\..\cpu.rtlv_sg_swap.cdb
...\..\cpu.sgdiff.cdb
...\..\cpu.sgdiff.hdb
...\..\cpu.signalprobe.cdb
...\..\cpu.sim.cvwf
...\..\cpu.sim.hdb
...\..\cpu.sim.qmsg
...\..\cpu.sim.rdb
...\..\cpu.simfam
...\..\cpu.sld_design_entry.sci
...\..\cpu.sld_design_entry_dsc.sci
...\..\cpu.syn_hier_info
...\..\cpu.tan.qmsg
...\..\cpu.tis_db_list.ddb
...\..\mux_frc.tdf
...\..\prev_cmp_cpu.asm.qmsg
...\..\prev_cmp_cpu.fit.qmsg
...\..\prev_cmp_cpu.map.qmsg
...\..\prev_cmp_cpu.qmsg
...\..\prev_cmp_cpu.sim.qmsg
...\..\prev_cmp_cpu.tan.qmsg
...\..\wed.wsf
...\ir.bsf
...\ir.vhd
...\lpm_ram_dq0.bsf
...\lpm_ram_dq0.cmp
...\lpm_ram_dq0.vhd
...\lpm_ram_dq0_waveforms.html
...\lpm_rom0.bsf
...\lpm_rom0.cmp
...\lpm_rom0.vhd