文件名称:Chapter4-Sample
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
I2C的verilog程序，应用ise软件开发，对于相关设计人员具有一定参考价值参考-The verilog I2C program, application of ise software development, has a certain reference value for the reference for related design personnel
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Chapter4 Sample\I2C\automake.log
...............\...\coregen.log
...............\...\coregen.prj
...............\...\I2C.dhp
...............\...\I2C.npl
...............\...\i2c_master_bit_ctrl.cmd_log
...............\...\i2c_master_bit_ctrl.lso
...............\...\i2c_master_bit_ctrl.ngc
...............\...\i2c_master_bit_ctrl.ngr
...............\...\i2c_master_bit_ctrl.prj
...............\...\i2c_master_bit_ctrl.stx
...............\...\i2c_master_bit_ctrl.syr
...............\...\i2c_master_bit_ctrl.v
...............\...\i2c_master_bit_ctrl.v.bak
...............\...\i2c_master_bit_ctrl_vhdl.prj
...............\...\i2c_master_byte_ctrl.cmd_log
...............\...\i2c_master_byte_ctrl.lso
...............\...\i2c_master_byte_ctrl.ngc
...............\...\i2c_master_byte_ctrl.ngr
...............\...\i2c_master_byte_ctrl.prj
...............\...\i2c_master_byte_ctrl.stx
...............\...\i2c_master_byte_ctrl.syr
...............\...\i2c_master_byte_ctrl.v
...............\...\i2c_master_byte_ctrl.v.bak
...............\...\i2c_master_byte_ctrl_vhdl.prj
...............\...\i2c_master_defines.v
...............\...\i2c_master_defines.v.bak
...............\...\i2c_master_top.cmd_log
...............\...\i2c_master_top.lso
...............\...\i2c_master_top.ngc
...............\...\i2c_master_top.ngr
...............\...\i2c_master_top.prj
...............\...\i2c_master_top.stx
...............\...\i2c_master_top.syr
...............\...\i2c_master_top.v
...............\...\i2c_master_top.v.bak
...............\...\i2c_master_top_vhdl.prj
...............\...\i2c_slave_model.fdo
...............\...\i2c_slave_model.ndo
...............\...\i2c_slave_model.udo
...............\...\i2c_slave_model.v
...............\...\i2c_slave_model.v.bak
...............\...\prjname.lso
...............\...\timescale.v
...............\...\transcript
...............\...\tst_bench_top.v
...............\...\wb_master_model.v
...............\...\wb_master_model.v.bak
...............\...\.ork\glbl\verilog.asm
...............\...\....\....\_primary.dat
...............\...\....\....\_primary.vhd
...............\...\....\i2c_slave_model\verilog.asm
...............\...\....\...............\_primary.dat
...............\...\....\...............\_primary.vhd
...............\...\....\_info
...............\...\xst\work\hdllib.ref
...............\...\...\....\vlg07\i2c_master_bit_ctrl.bin
...............\...\...\....\...5C\i2c_master_byte_ctrl.bin
...............\...\...\....\...67\i2c_master_top.bin
...............\...\__projnav\coregen.rsp
...............\...\.........\I2C.gfl
...............\...\.........\I2C_flowplus.gfl
...............\...\.........\i2c_master_bit_ctrl.xst
...............\...\.........\i2c_master_byte_ctrl.xst
...............\...\.........\i2c_master_top.xst
...............\...\.........\runXst_tcl.rsp
...............\...\.........\xst_sprjTOstx_tcl.rsp
...............\...\__projnav.log
...............\使用说明.txt
...............\I2C\xst\work\vlg07
...............\...\...\....\vlg5C
...............\...\...\....\vlg67
...............\...\work\glbl
...............\...\....\i2c_slave_model
...............\...\xst\work
...............\...\work
...............\...\xst
...............\...\__projnav
...............\I2C
Chapter4 Sample