文件名称:my_i2c
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
基于FPGA的i2c通信，使用Verilog hdl实现，带有功能说明文档、ise工程、modelsim仿真工程-i2c communication based FPGA using Verilog hdl implementation, with the function documentation, ise project, modelsim simulation project
(系统自动生成,下载前可以参看下载内容)
下载文件列表
my_i2c\01-rtl\iic_controller.v
......\.3-imp\i2c.bgn
......\......\i2c.bit
......\......\i2c.bld
......\......\i2c.cmd_log
......\......\i2c.drc
......\......\i2c.gise
......\......\i2c.lso
......\......\i2c.ncd
......\......\i2c.ngc
......\......\i2c.ngd
......\......\i2c.ngr
......\......\i2c.pad
......\......\i2c.par
......\......\i2c.pcf
......\......\i2c.prj
......\......\i2c.ptwx
......\......\i2c.stx
......\......\i2c.syr
......\......\i2c.twr
......\......\i2c.twx
......\......\i2c.unroutes
......\......\i2c.ut
......\......\i2c.xise
......\......\i2c.xpi
......\......\i2c.xst
......\......\i2c_bitgen.xwbt
......\......\i2c_envsettings.html
......\......\i2c_guide.ncd
......\......\i2c_map.map
......\......\i2c_map.mrp
......\......\i2c_map.ncd
......\......\i2c_map.ngm
......\......\i2c_map.xrpt
......\......\i2c_ngdbuild.xrpt
......\......\i2c_pad.csv
......\......\i2c_pad.txt
......\......\i2c_par.xrpt
......\......\i2c_summary.html
......\......\i2c_summary.xml
......\......\i2c_usage.xml
......\......\i2c_xst.xrpt
......\......\.seconfig\i2c.projectmgr
......\......\.........\i2c.xreport
......\......\par_usage_statistics.html
......\......\webtalk.log
......\......\webtalk_pn.xml
......\......\xlnx_auto_0_xdb\cst.xbcd
......\......\.st\work\work.sdbl
......\......\...\....\work.sdbx
......\......\_ngo\netlist.lst
......\......\.xmsgs\bitgen.xmsgs
......\......\......\map.xmsgs
......\......\......\ngdbuild.xmsgs
......\......\......\par.xmsgs
......\......\......\pn_parser.xmsgs
......\......\......\trce.xmsgs
......\......\......\xst.xmsgs
......\.4-sim\i2c.cr.mti
......\......\i2c.mpf
......\......\sim.do
......\......\tb_i2c.v
......\......\vish_stacktrace.vstf
......\......\vsim.wlf
......\......\wave.do
......\......\wlft069088
......\......\wlft1fz0za
......\......\wlft2tsf32
......\......\wlft2y4181
......\......\wlft641zmh
......\......\wlft6bhk2e
......\......\wlft6weti6
......\......\wlft7i0jar
......\......\wlfta4y9dq
......\......\wlftbxes9d
......\......\wlftcqtq4x
......\......\wlftcvmghy
......\......\wlftd1xfmm
......\......\wlftibc7ge
......\......\wlftie0kby
......\......\wlftikwcr5
......\......\wlftiv8w6f
......\......\wlftr5na7c
......\......\wlftrn9iih
......\......\wlftswwhzy
......\......\wlftv8g6xd
......\......\wlftweemsq
......\......\wlftxdjswm
......\......\wlftxfwnez
......\......\wlftxmgbdy
......\......\wlftztetit
......\......\wlftzw5f7v
......\......\.ork\glbl\verilog.asm
......\......\....\....\verilog.rw
......\......\....\....\_primary.dat
......\......\....\....\_primary.dbs
......\......\....\....\_primary.vhd
......\......\....\iic_controller\verilog.asm
......\......\....\..............\verilog.rw
......\......\....\..............\_primary.dat