文件名称:FPGA_Projects_100
下载
别用迅雷、360浏览器下载。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
如迅雷强制弹出，可右键点击选“另存为”。
失败请重下，重下不扣分。
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA_Projects_100，例程100例经典程序-FPGA examples
(系统自动生成,下载前可以参看下载内容)
下载文件列表
| 文件名 | 大小 | 更新时间 |
|---|---|---|
|
| ||
| 100 Power Tips for FPGA Designers - Stavinov | Evgeni\100 Power Tips for FPGA Designers - Stavinov | Evgeni.mobi |
| ....................................................\FBReaderSetup-0.12.10.exe | ||
| ....................................................\readme.txt | ||
| ....................................................\src_book\13.14.15.coding\rtl\coding_style.v | ||
| ....................................................\........\...............\...\simple.v | ||
| ....................................................\........\...............\...\synth_support.v | ||
| ....................................................\........\...............\...\tb.v | ||
| ....................................................\........\...............\synth\isim.cmd | ||
| ....................................................\........\...............\.....\sim1.wcfg | ||
| ....................................................\........\...............\.....\sim2.wcfg | ||
| ....................................................\........\...............\.....\synth.xise | ||
| ....................................................\........\...............\.....\synth_support.lso | ||
| ....................................................\........\.6.inference\rtl\inference.v | ||
| ....................................................\........\............\synth\inference.lso | ||
| ....................................................\........\............\.....\inference.ptwx | ||
| ....................................................\........\............\.....\inference.stx | ||
| ....................................................\........\............\.....\inference.unroutes | ||
| ....................................................\........\............\.....\inference.xpi | ||
| ....................................................\........\............\.....\inference_map.mrp | ||
| ....................................................\........\............\.....\netgen\map\inference_map.sdf | ||
| ....................................................\........\............\.....\......\...\inference_map.v | ||
| ....................................................\........\............\.....\......\synthesis\inference_synthesis.v | ||
| ....................................................\........\............\.....\synth.xise | ||
| ....................................................\........\.7.mixed_verilog_vhdl\rtl\counter.vhd | ||
| ....................................................\........\.....................\...\tb.v | ||
| ....................................................\........\.....................\...\top.v | ||
| ....................................................\........\.....................\synth\isim.cmd | ||
| ....................................................\........\.....................\.....\synth.xise | ||
| ....................................................\........\.....................\.....\top.lso | ||
| ....................................................\........\.....................\.....\top.ptwx | ||
| ....................................................\........\.....................\.....\top.stx | ||
| ....................................................\........\.....................\.....\top_map.mrp | ||
| ....................................................\........\.8.verilog\rtl\verilog2001.v | ||
| ....................................................\........\..........\synth\synth.xise | ||
| ....................................................\........\..........\.....\verilog2001.lso | ||
| ....................................................\........\..........\.....\verilog2001.stx | ||
| ....................................................\........\..........\.....\verilog2001_map.mrp | ||
| ....................................................\........\20.21.clocking\cores\.lso | ||
| ....................................................\........\..............\.....\blk_mem.v | ||
| ....................................................\........\..............\.....\blk_mem.xco | ||
| ....................................................\........\..............\.....\clka_mmcm.v | ||
| ....................................................\........\..............\.....\clka_mmcm.xco | ||
| ....................................................\........\.. |