文件名称:Song_FPGA
- 所属分类：
- VHDL编程
- 资源属性：
- [ASM] [源码]
- 上传时间：
- 2012-11-26
- 文件大小：
- 261kb
- 下载次数：
- 0次
- 提 供 者：
- tangx******
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
这是一个FPGA的实验源码，可以实现对一段音乐的播放。用Verilog语言编写的，对初学者会有一定的帮助。-This is a source of FPGA can be achieved on a music player. Verilog language used, for beginners will be of some help.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Song_FPGA
.........\.untf
.........\automake.log
.........\bitgen.ut
.........\coregen.log
.........\coregen.prj
.........\song.bgn
.........\song.bit
.........\song.bld
.........\song.cel
.........\song.cmd_log
.........\song.drc
.........\song.ldo
.........\song.lfp
.........\song.lso
.........\song.mrp
.........\song.nc1
.........\song.ncd
.........\song.ngc
.........\song.ngd
.........\song.ngm
.........\song.ngr
.........\song.pad
.........\song.pad_txt
.........\song.par
.........\song.pcf
.........\song.placed_ncd_tracker
.........\song.prj
.........\song.routed_ncd_tracker
.........\song.spl
.........\song.stx
.........\song.sym
.........\song.syr
.........\song.twr
.........\song.twx
.........\song.ucf
.........\song.ucf.untf
.........\song.ut
.........\song.v
.........\song.vhi
.........\song.xpi
.........\song_last_par.ncd
.........\song_map.ncd
.........\song_map.ngm
.........\song_pad.csv
.........\song_pad.txt
.........\song_vhdl.prj
.........\transcript
.........\vsim.wlf
.........\work
.........\....\glbl
.........\....\....\verilog.asm
.........\....\....\_primary.dat
.........\....\....\_primary.vhd
.........\....\song
.........\....\....\verilog.asm
.........\....\....\_primary.dat
.........\....\....\_primary.vhd
.........\....\song_songt_v_tf
.........\....\...............\verilog.asm
.........\....\...............\_primary.dat
.........\....\...............\_primary.vhd
.........\....\_info
.........\xst
.........\...\work
.........\...\....\hdllib.ref
.........\...\....\vlg0B
.........\...\....\.....\song.bin
.........\yx.dhp
.........\yx.npl
.........\_impact.cmd
.........\_impact.log
.........\_ngo
.........\....\netlist.lst
.........\_pace.ucf
.........\__projnav
.........\.........\bitgen.rsp
.........\.........\coregen.rsp
.........\.........\createTF.err
.........\.........\ednTOngd_tcl.rsp
.........\.........\jhdparse.log
.........\.........\map.log
.........\.........\nc1TOncd_tcl.rsp
.........\.........\par.log
.........\.........\parentAssignPackagePinsApp_tcl.rsp
.........\.........\parentCreateTimingConstraintsApp_tcl.rsp
.........\.........\parentEditConstraintsTextApp_tcl.rsp
.........\.........\posttrc.log
.........\.........\runXst_tcl.rsp
.........\.........\song.xst
.........\.........\song_ncdTOut_tcl.rsp
.........\.........\v2vhi.err
.........\.........\yx.gfl
.........\.........\yx_flowplus.gfl
.........\__projnav.log
.........\.untf
.........\automake.log
.........\bitgen.ut
.........\coregen.log
.........\coregen.prj
.........\song.bgn
.........\song.bit
.........\song.bld
.........\song.cel
.........\song.cmd_log
.........\song.drc
.........\song.ldo
.........\song.lfp
.........\song.lso
.........\song.mrp
.........\song.nc1
.........\song.ncd
.........\song.ngc
.........\song.ngd
.........\song.ngm
.........\song.ngr
.........\song.pad
.........\song.pad_txt
.........\song.par
.........\song.pcf
.........\song.placed_ncd_tracker
.........\song.prj
.........\song.routed_ncd_tracker
.........\song.spl
.........\song.stx
.........\song.sym
.........\song.syr
.........\song.twr
.........\song.twx
.........\song.ucf
.........\song.ucf.untf
.........\song.ut
.........\song.v
.........\song.vhi
.........\song.xpi
.........\song_last_par.ncd
.........\song_map.ncd
.........\song_map.ngm
.........\song_pad.csv
.........\song_pad.txt
.........\song_vhdl.prj
.........\transcript
.........\vsim.wlf
.........\work
.........\....\glbl
.........\....\....\verilog.asm
.........\....\....\_primary.dat
.........\....\....\_primary.vhd
.........\....\song
.........\....\....\verilog.asm
.........\....\....\_primary.dat
.........\....\....\_primary.vhd
.........\....\song_songt_v_tf
.........\....\...............\verilog.asm
.........\....\...............\_primary.dat
.........\....\...............\_primary.vhd
.........\....\_info
.........\xst
.........\...\work
.........\...\....\hdllib.ref
.........\...\....\vlg0B
.........\...\....\.....\song.bin
.........\yx.dhp
.........\yx.npl
.........\_impact.cmd
.........\_impact.log
.........\_ngo
.........\....\netlist.lst
.........\_pace.ucf
.........\__projnav
.........\.........\bitgen.rsp
.........\.........\coregen.rsp
.........\.........\createTF.err
.........\.........\ednTOngd_tcl.rsp
.........\.........\jhdparse.log
.........\.........\map.log
.........\.........\nc1TOncd_tcl.rsp
.........\.........\par.log
.........\.........\parentAssignPackagePinsApp_tcl.rsp
.........\.........\parentCreateTimingConstraintsApp_tcl.rsp
.........\.........\parentEditConstraintsTextApp_tcl.rsp
.........\.........\posttrc.log
.........\.........\runXst_tcl.rsp
.........\.........\song.xst
.........\.........\song_ncdTOut_tcl.rsp
.........\.........\v2vhi.err
.........\.........\yx.gfl
.........\.........\yx_flowplus.gfl
.........\__projnav.log