文件名称:CRC
介绍说明－－下载内容均来自于网络，请自行研究使用
verilog 实现循环冗余校验
源代码-Cyclic Redundancy Check realize Verilog source code
源代码-Cyclic Redundancy Check realize Verilog source code
相关搜索： crc
verilog
crc
VHDL
CRC
vhdl
crc
crc
校验
verilog
代码
crc
VHDL
Verilog
crc
verilog代码
crc-8
vhdl
冗余
校验
vhdl
verilog
crc
VHDL
CRC
vhdl
crc
crc
校验
verilog
代码
crc
VHDL
Verilog
crc
verilog代码
crc-8
vhdl
冗余
校验
vhdl
(系统自动生成,下载前可以参看下载内容)
下载文件列表
| 文件名 | 大小 | 更新时间 |
|---|---|---|
| CRC(7 | 3) | |
| ........\CRC(7 | 3).ise | |
| ........\CRC(7 | 3).ise_ISE_Backup | |
| ........\CRC(7 | 3).ntrc_log | |
| ........\crc73.bld | ||
| ........\crc73.cmd_log | ||
| ........\crc73.lso | ||
| ........\crc73.ncd | ||
| ........\crc73.ngc | ||
| ........\crc73.ngd | ||
| ........\crc73.ngr | ||
| ........\crc73.pad | ||
| ........\crc73.par | ||
| ........\crc73.pcf | ||
| ........\crc73.prj | ||
| ........\crc73.stx | ||
| ........\crc73.syr | ||
| ........\crc73.twr | ||
| ........\crc73.twx | ||
| ........\crc73.unroutes | ||
| ........\crc73.v | ||
| ........\crc73.xpi | ||
| ........\crc73.xst | ||
| ........\crc73_dc.v | ||
| ........\crc73_guide.ncd | ||
| ........\crc73_map.map | ||
| ........\crc73_map.mrp | ||
| ........\crc73_map.ncd | ||
| ........\crc73_map.ngm | ||
| ........\crc73_pad.csv | ||
| ........\crc73_pad.txt | ||
| ........\crc73_prev_built.ngd | ||
| ........\crc73_summary.html | ||
| ........\crc73_summary.xml | ||
| ........\crc73_top.bld | ||
| ........\crc73_top.cmd_log | ||
| ........\crc73_top.lso | ||
| ........\crc73_top.ngc | ||
| ........\crc73_top.ngr | ||
| ........\crc73_top.prj | ||
| ........\crc73_top.stx | ||
| ........\crc73_top.syr | ||
| ........\crc73_top.v | ||
| ........\crc73_top.xst | ||
| ........\crc73_top_summary.html | ||
| ........\crc73_usage.xml | ||
| ........\netgen | ||
| ........\......\par | ||
| ........\......\...\crc73_timesim.nlf | ||
| ........\......\...\crc73_timesim.sdf | ||
| ........\......\...\crc73_timesim.v | ||
| ........\test.v | ||
| ........\test_top.v | ||
| ........\test_top_v.fdo | ||
| ........\test_top_v.udo | ||
| ........\test_v.fdo | ||
| ........\test_v.tdo | ||
| ........\test_v.udo | ||
| ........\transcript | ||
| ........\vsim.wlf | ||
| ........\work | ||
| ........\....\crc73 | ||
| ........\....\.....\verilog.asm | ||
| ........\....\.....\_primary.dat | ||
| ........\....\.....\_primary.vhd | ||
| ........\....\crc73_dc | ||
| ........\....\........\verilog.asm | ||
| ........\....\........\_primary.dat | ||
| ........\....\........\_primary.vhd | ||
| ........\....\crc73_top | ||
| ........\....\.........\verilog.asm | ||
| ........\....\.........\_primary.dat | ||
| ........\....\.........\_primary.vhd | ||
| ........\....\glbl | ||
| ........\....\....\verilog.asm | ||
| ........\....\....\_primary.dat | ||
| ........\....\....\_primary.vhd | ||
| ........\....\test_top_v | ||
| ........\....\..........\verilog.asm | ||
| ........\....\..........\_primary.dat | ||
| ........\....\..........\_primary.vhd | ||
| ........\....\test_v | ||
| ........\....\......\verilog.asm | ||
| ........\....\......\_primary.dat | ||
| ........\....\......\_primary.vhd | ||
| ........\....\_info | ||
| ........\....\_temp | ||
| ........\xst | ||
| ........\...\dump.xst | ||
| ........\...\........\crc73.prj | ||
| ........\...\........\.........\ngx | ||
| ........\...\........\.........\...\notopt | ||
| ........\...\........\.........\...\opt | ||
| ........\...\........\.........\ntrc.scr | ||
| ........\...\........\crc73_top.prj | ||
| ........\...\........\.............\ngx | ||
| ........\...\........\.............\...\notopt | ||
| ........\...\........\.............\...\opt | ||
| ........\...\........\.............\ntrc.scr | ||
| ........\...\projnav.tmp |