文件名称:DDS
介绍说明－－下载内容均来自于网络，请自行研究使用
利用EDA技术和FPGA在UP3开发板上实现直接数字频率综合器的设计。
实验中加入了相位控制字PWORD，用以控制相位偏移量的前四位，将相位偏移量加到ROM地址总线 上，从而引起从ROM中取得的正弦信号的偏移，实现移相信号发生器的移相功能。
实验中还加入了LCD显示功能，通过LCD显示模块器件，用LCD显示正弦信号的频率，所显示的频 率也是由频率字控制的。LCD的驱动原理同上次实验。-The use of EDA technology and FPGA development in the UP3 board direct digital frequency synthesizer design. Experiment by adding a phase control word PWORD, to control the phase offset of the top four will be added to the phase offset ROM address bus, thereby causing ROM obtained from the sinusoidal signal offset, shifted believe realize its phase-shifting function generator. Experiments have also joined the LCD display, LCD display module through the device, with LCD display the frequency of sinusoidal signal, as shown by the frequency of word frequency control. LCD driving principles with the previous experiment.
实验中加入了相位控制字PWORD，用以控制相位偏移量的前四位，将相位偏移量加到ROM地址总线 上，从而引起从ROM中取得的正弦信号的偏移，实现移相信号发生器的移相功能。
实验中还加入了LCD显示功能，通过LCD显示模块器件，用LCD显示正弦信号的频率，所显示的频 率也是由频率字控制的。LCD的驱动原理同上次实验。-The use of EDA technology and FPGA development in the UP3 board direct digital frequency synthesizer design. Experiment by adding a phase control word PWORD, to control the phase offset of the top four will be added to the phase offset ROM address bus, thereby causing ROM obtained from the sinusoidal signal offset, shifted believe realize its phase-shifting function generator. Experiments have also joined the LCD display, LCD display module through the device, with LCD display the frequency of sinusoidal signal, as shown by the frequency of word frequency control. LCD driving principles with the previous experiment.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DDS
...\ADDER10B.vhd
...\ADDER32B.vhd
...\data.mif
...\db
...\..\altsyncram_3mi2.tdf
...\..\altsyncram_4f51.tdf
...\..\altsyncram_bbj2.tdf
...\..\altsyncram_ff51.tdf
...\..\altsyncram_mbj2.tdf
...\..\cmpr_fnh.tdf
...\..\cntr_5af.tdf
...\..\cntr_8he.tdf
...\..\cntr_dkf.tdf
...\..\cntr_ebg.tdf
...\..\cntr_fgh.tdf
...\..\DDS.asm.qmsg
...\..\DDS.cbx.xml
...\..\DDS.cmp.cdb
...\..\DDS.cmp.hdb
...\..\DDS.cmp.kpt
...\..\DDS.cmp.logdb
...\..\DDS.cmp.rdb
...\..\DDS.cmp.tdb
...\..\DDS.cmp0.ddb
...\..\DDS.dbp
...\..\DDS.db_info
...\..\DDS.eco.cdb
...\..\DDS.eds_overflow
...\..\DDS.fit.qmsg
...\..\DDS.hier_info
...\..\DDS.hif
...\..\DDS.map.cdb
...\..\DDS.map.hdb
...\..\DDS.map.logdb
...\..\DDS.map.qmsg
...\..\DDS.pre_map.cdb
...\..\DDS.pre_map.hdb
...\..\DDS.psp
...\..\DDS.rtlv.hdb
...\..\DDS.rtlv_sg.cdb
...\..\DDS.rtlv_sg_swap.cdb
...\..\DDS.sgdiff.cdb
...\..\DDS.sgdiff.hdb
...\..\DDS.signalprobe.cdb
...\..\DDS.sim.hdb
...\..\DDS.sim.qmsg
...\..\DDS.sim.rdb
...\..\DDS.sim_ori.vwf
...\..\DDS.sld_design_entry.sci
...\..\DDS.sld_design_entry_dsc.sci
...\..\DDS.syn_hier_info
...\..\DDS.tan.qmsg
...\..\decode_ogi.tdf
...\..\wed.zsf
...\DDS.asm.rpt
...\DDS.done
...\DDS.fit.rpt
...\DDS.fit.smsg
...\DDS.fit.summary
...\DDS.flow.rpt
...\DDS.map.rpt
...\DDS.map.summary
...\DDS.pin
...\DDS.pof
...\DDS.qpf
...\DDS.qsf
...\DDS.qws
...\DDS.sim.rpt
...\DDS.sof
...\DDS.tan.rpt
...\DDS.tan.summary
...\DDS.vhd
...\DDS.vwf
...\LCD.vhd
...\REG10B.vhd
...\REG32B.vhd
...\SIN_ROM.cmp
...\SIN_ROM.vhd
...\sin_rom_10.mif
...\sopc_builder_debug_log.txt
...\stp1.stp
...\ADDER10B.vhd
...\ADDER32B.vhd
...\data.mif
...\db
...\..\altsyncram_3mi2.tdf
...\..\altsyncram_4f51.tdf
...\..\altsyncram_bbj2.tdf
...\..\altsyncram_ff51.tdf
...\..\altsyncram_mbj2.tdf
...\..\cmpr_fnh.tdf
...\..\cntr_5af.tdf
...\..\cntr_8he.tdf
...\..\cntr_dkf.tdf
...\..\cntr_ebg.tdf
...\..\cntr_fgh.tdf
...\..\DDS.asm.qmsg
...\..\DDS.cbx.xml
...\..\DDS.cmp.cdb
...\..\DDS.cmp.hdb
...\..\DDS.cmp.kpt
...\..\DDS.cmp.logdb
...\..\DDS.cmp.rdb
...\..\DDS.cmp.tdb
...\..\DDS.cmp0.ddb
...\..\DDS.dbp
...\..\DDS.db_info
...\..\DDS.eco.cdb
...\..\DDS.eds_overflow
...\..\DDS.fit.qmsg
...\..\DDS.hier_info
...\..\DDS.hif
...\..\DDS.map.cdb
...\..\DDS.map.hdb
...\..\DDS.map.logdb
...\..\DDS.map.qmsg
...\..\DDS.pre_map.cdb
...\..\DDS.pre_map.hdb
...\..\DDS.psp
...\..\DDS.rtlv.hdb
...\..\DDS.rtlv_sg.cdb
...\..\DDS.rtlv_sg_swap.cdb
...\..\DDS.sgdiff.cdb
...\..\DDS.sgdiff.hdb
...\..\DDS.signalprobe.cdb
...\..\DDS.sim.hdb
...\..\DDS.sim.qmsg
...\..\DDS.sim.rdb
...\..\DDS.sim_ori.vwf
...\..\DDS.sld_design_entry.sci
...\..\DDS.sld_design_entry_dsc.sci
...\..\DDS.syn_hier_info
...\..\DDS.tan.qmsg
...\..\decode_ogi.tdf
...\..\wed.zsf
...\DDS.asm.rpt
...\DDS.done
...\DDS.fit.rpt
...\DDS.fit.smsg
...\DDS.fit.summary
...\DDS.flow.rpt
...\DDS.map.rpt
...\DDS.map.summary
...\DDS.pin
...\DDS.pof
...\DDS.qpf
...\DDS.qsf
...\DDS.qws
...\DDS.sim.rpt
...\DDS.sof
...\DDS.tan.rpt
...\DDS.tan.summary
...\DDS.vhd
...\DDS.vwf
...\LCD.vhd
...\REG10B.vhd
...\REG32B.vhd
...\SIN_ROM.cmp
...\SIN_ROM.vhd
...\sin_rom_10.mif
...\sopc_builder_debug_log.txt
...\stp1.stp