文件名称:VerilogHDLdigitaldesigncode

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [WORD]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 913kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • z***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

Vlerilog HDL高级数字设计源码,有兴趣者可以来看看,保证是完整版-Advanced Digital Design Vlerilog HDL source, who are interested can look at it, guaranteed to be the full version
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Verilog HDL 高级数字设计源码

............................\Chapter 10

............................\..........\ADDVB_Models_10.doc

............................\..........\Dividers

............................\..........\........\Divider_RR_STG.v

............................\..........\........\Divider_STG_0.v

............................\..........\........\Divider_STG_0_sub.v

............................\..........\........\Divider_STG_1.v

............................\..........\........\t_Divider_RR_STG.v

............................\..........\........\_vti_cnf

............................\..........\........\........\Divider_RR_STG.v

............................\..........\........\........\Divider_STG_0.v

............................\..........\........\........\Divider_STG_0_sub.v

............................\..........\........\........\Divider_STG_1.v

............................\..........\........\........\t_Divider_RR_STG.v

............................\..........\Multipliers

............................\..........\...........\Multiplier_ASM_0.v

............................\..........\...........\Multiplier_ASM_1.v

............................\..........\...........\Multiplier_Booth_STG_0.v

............................\..........\...........\Multiplier_Implicit_1.v

............................\..........\...........\Multiplier_Implicit_2.v

............................\..........\...........\Multiplier_RR_ASM.v

............................\..........\...........\Multiplier_STG_0.v

............................\..........\...........\Multiplier_STG_1.v

............................\..........\...........\Radix_4__STG_0.v

............................\..........\...........\_vti_cnf

............................\..........\...........\........\Multiplier_ASM_0.v

............................\..........\...........\........\Multiplier_ASM_1.v

............................\..........\...........\........\Multiplier_Booth_STG_0.v

............................\..........\...........\........\Multiplier_Implicit_1.v

............................\..........\...........\........\Multiplier_Implicit_2.v

............................\..........\...........\........\Multiplier_RR_ASM.v

............................\..........\...........\........\Multiplier_STG_0.v

............................\..........\...........\........\Multiplier_STG_1.v

............................\..........\...........\........\Radix_4__STG_0.v

............................\..........\_vti_cnf

............................\..........\........\ADDVB_Models_10.doc

............................\Chapter 11

............................\..........\ADDVB_Models_11.doc

............................\..........\BIST

............................\..........\....\ASIC_with_BIST.v

............................\..........\....\t_ASIC_with_BIST.v

............................\..........\....\_vti_cnf

............................\..........\....\........\ASIC_with_BIST.v

............................\..........\....\........\t_ASIC_with_BIST.v

............................\..........\JTAG

............................\..........\....\ASIC_with_TAP.v

............................\..........\....\Boundary_Scan_Register.v

............................\..........\....\BR_Cell.v

............................\..........\....\BSC_Cell.v

............................\..........\....\Instruction_Decoder.v

............................\..........\....\Instruction_Register.v

............................\..........\....\IR_Cell.v

............................\..........\....\tap_controller.v

............................\..........\....\TAP_FSM.v

............................\..........\....\TDI_Generator.v

............................\..........\....\TDO_Monitor.v

............................\..........\....\t_ASIC_with_TAP.v

............................\..........\....\t_Boundary_Scan_Register.v

............................\..........\....\t_Instruction_Register.v

............................\..........\....\_vti_cnf

............................\..........\....\........\ASIC_with_TAP.v

.................

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org