文件名称:FPGAPROGRAMCHAPTER6
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA开发板上写的Verilog代码：
功能是从电脑端发送一个字节，然后把它接收回来。
-FPGA development board to write the Verilog code: function is from the client computer sends a byte, and then receive it back.
功能是从电脑端发送一个字节，然后把它接收回来。
-FPGA development board to write the Verilog code: function is from the client computer sends a byte, and then receive it back.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
第六章
......\adder8_for
......\..........\adder8_for.v
......\..........\adder8_for_tb.tf
......\BCDadder4
......\.........\adder4.v
......\.........\BCDadder4.v
......\.........\BCDadder4_tb.tf
......\bin2gra
......\.......\bin2gra.v
......\.......\bin2gra_tb.tf
......\cnt99
......\.....\cnt99_tb.tf
......\.....\cnt_10.V
......\.....\counter.V
......\comp4_if
......\........\comp4_if.v
......\........\comp4_if_tb.tf
......\counter_sim
......\...........\counter_sim.v
......\...........\counter_simtb.tf
......\count_0s
......\........\count_0s.v
......\demul1_4_if
......\...........\demul1_4_if.v
......\...........\demul1_4_if_tb.tf
......\encod8_3_casez
......\..............\encod8_3_casex.v
......\..............\encod8_3_casex_tb.tf
......\first_0
......\.......\first_0.v
......\.......\first_0_tb.tf
......\gra2bin
......\.......\gra2bin.v
......\.......\gra2bin_tb.tf
......\latch4_if
......\.........\latch4_if.v
......\mul3_1_casez
......\............\mul3_1_casez.v
......\............\mul3_1_casz_tb.tf
......\mul4_1_case
......\...........\mul4_1_case.v
......\...........\mul4_1_case_tb.tf
......\mul4_1_if
......\.........\mul4_1_if.v
......\.........\mul4_1_if_tb.tf
......\mul4_2_1
......\........\mul4_2_1.v
......\........\mut4_2_1tb.tf
......\RAM16x8d
......\........\RAM16x8d.v
......\........\RAM16x8d_tb.tf
......\RAM16x8sng
......\..........\RAM16x8sng.v
......\..........\RAM16x8sng_tb.tf
......\reg4_bpa
......\........\reg4_bpa.v
......\........\reg4_bpa_tb.tf
......\reg4_nbp
......\........\reg4_nbp.v
......\........\reg4_nbp_tb.tf
......\repeat_1s
......\.........\repeat_1s.v
......\.........\repeat_tb.tf
......\sevenseg_case
......\.............\sevenseg_case.v
......\.............\sevenseg_case_tb.tf
......\shl4_for
......\........\shl4_for.v
......\........\shl4_for_tb.tf
......\adder8_for
......\..........\adder8_for.v
......\..........\adder8_for_tb.tf
......\BCDadder4
......\.........\adder4.v
......\.........\BCDadder4.v
......\.........\BCDadder4_tb.tf
......\bin2gra
......\.......\bin2gra.v
......\.......\bin2gra_tb.tf
......\cnt99
......\.....\cnt99_tb.tf
......\.....\cnt_10.V
......\.....\counter.V
......\comp4_if
......\........\comp4_if.v
......\........\comp4_if_tb.tf
......\counter_sim
......\...........\counter_sim.v
......\...........\counter_simtb.tf
......\count_0s
......\........\count_0s.v
......\demul1_4_if
......\...........\demul1_4_if.v
......\...........\demul1_4_if_tb.tf
......\encod8_3_casez
......\..............\encod8_3_casex.v
......\..............\encod8_3_casex_tb.tf
......\first_0
......\.......\first_0.v
......\.......\first_0_tb.tf
......\gra2bin
......\.......\gra2bin.v
......\.......\gra2bin_tb.tf
......\latch4_if
......\.........\latch4_if.v
......\mul3_1_casez
......\............\mul3_1_casez.v
......\............\mul3_1_casz_tb.tf
......\mul4_1_case
......\...........\mul4_1_case.v
......\...........\mul4_1_case_tb.tf
......\mul4_1_if
......\.........\mul4_1_if.v
......\.........\mul4_1_if_tb.tf
......\mul4_2_1
......\........\mul4_2_1.v
......\........\mut4_2_1tb.tf
......\RAM16x8d
......\........\RAM16x8d.v
......\........\RAM16x8d_tb.tf
......\RAM16x8sng
......\..........\RAM16x8sng.v
......\..........\RAM16x8sng_tb.tf
......\reg4_bpa
......\........\reg4_bpa.v
......\........\reg4_bpa_tb.tf
......\reg4_nbp
......\........\reg4_nbp.v
......\........\reg4_nbp_tb.tf
......\repeat_1s
......\.........\repeat_1s.v
......\.........\repeat_tb.tf
......\sevenseg_case
......\.............\sevenseg_case.v
......\.............\sevenseg_case_tb.tf
......\shl4_for
......\........\shl4_for.v
......\........\shl4_for_tb.tf