文件名称:DDRSDRAMControllerverilogcode
介绍说明－－下载内容均来自于网络，请自行研究使用
这个设计是使用Virtex-4实现DDR的控制器的，设计分为三个主要模块：Front-End FIFOs,DDR SDRAM Controller和Datapath Module。其中主要是DDR SDRAM Controller,当然还有测试模块。-This design is the use of Virtex-4 implementation of the DDR controller, the design is divided into three main modules: Front-End FIFOs, DDR SDRAM Controller and Datapath Module. Are one of the main DDR SDRAM Controller, of course, have the test module.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
DDRSDRAMControllerverilogcode
.............................\mem_interface_top.v
.............................\mem_interface_top_addr_gen_0.v
.............................\mem_interface_top_backend_fifos_0.v
.............................\mem_interface_top_backend_rom_0.v
.............................\mem_interface_top_cmp_rd_data_0.v
.............................\mem_interface_top_controller_iobs_0.v
.............................\mem_interface_top_data_gen_16.v
.............................\mem_interface_top_data_path_0.v
.............................\mem_interface_top_data_path_iobs_0.v
.............................\mem_interface_top_data_tap_inc.v
.............................\mem_interface_top_data_write_0.v
.............................\mem_interface_top_ddr_controller_0.v
.............................\mem_interface_top_idelay_ctrl.v
.............................\mem_interface_top_infrastructure.v
.............................\mem_interface_top_infrastructure_iobs_0.v
.............................\mem_interface_top_iobs_0.v
.............................\mem_interface_top_main_0.v
.............................\mem_interface_top_parameters_0.v
.............................\mem_interface_top_pattern_compare8.v
.............................\mem_interface_top_RAM_D_0.v
.............................\mem_interface_top_rd_data_0.v
.............................\mem_interface_top_rd_data_fifo_0.v
.............................\mem_interface_top_rd_wr_addr_fifo_0.v
.............................\mem_interface_top_tap_ctrl_0.v
.............................\mem_interface_top_tap_logic_0.v
.............................\mem_interface_top_test_bench_0.v
.............................\mem_interface_top_top_0.v
.............................\mem_interface_top_user_interface_0.v
.............................\mem_interface_top_v4_dm_iob.v
.............................\mem_interface_top_v4_dqs_iob.v
.............................\mem_interface_top_v4_dq_iob.v
.............................\mem_interface_top_wr_data_fifo_16.v
.............................\使用 Virtex-4 FPGA 器件实现DDR SDRAM控制器.doc
.............................\使用 Virtex-4 FPGA 器件实现DDR SDRAM控制器.pdf
.............................\mem_interface_top.v
.............................\mem_interface_top_addr_gen_0.v
.............................\mem_interface_top_backend_fifos_0.v
.............................\mem_interface_top_backend_rom_0.v
.............................\mem_interface_top_cmp_rd_data_0.v
.............................\mem_interface_top_controller_iobs_0.v
.............................\mem_interface_top_data_gen_16.v
.............................\mem_interface_top_data_path_0.v
.............................\mem_interface_top_data_path_iobs_0.v
.............................\mem_interface_top_data_tap_inc.v
.............................\mem_interface_top_data_write_0.v
.............................\mem_interface_top_ddr_controller_0.v
.............................\mem_interface_top_idelay_ctrl.v
.............................\mem_interface_top_infrastructure.v
.............................\mem_interface_top_infrastructure_iobs_0.v
.............................\mem_interface_top_iobs_0.v
.............................\mem_interface_top_main_0.v
.............................\mem_interface_top_parameters_0.v
.............................\mem_interface_top_pattern_compare8.v
.............................\mem_interface_top_RAM_D_0.v
.............................\mem_interface_top_rd_data_0.v
.............................\mem_interface_top_rd_data_fifo_0.v
.............................\mem_interface_top_rd_wr_addr_fifo_0.v
.............................\mem_interface_top_tap_ctrl_0.v
.............................\mem_interface_top_tap_logic_0.v
.............................\mem_interface_top_test_bench_0.v
.............................\mem_interface_top_top_0.v
.............................\mem_interface_top_user_interface_0.v
.............................\mem_interface_top_v4_dm_iob.v
.............................\mem_interface_top_v4_dqs_iob.v
.............................\mem_interface_top_v4_dq_iob.v
.............................\mem_interface_top_wr_data_fifo_16.v
.............................\使用 Virtex-4 FPGA 器件实现DDR SDRAM控制器.doc
.............................\使用 Virtex-4 FPGA 器件实现DDR SDRAM控制器.pdf