文件名称:sm

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [HTML]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 298kb
  • 下载次数:
  • 0次
  • 提 供 者:
  • G***
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

This example shows how a Sm component is directly coded in VHDL as concurrent statements. The multiplexor is coded as a single "when" statement. "Sm" is mnemonic for subtractor-multiplexor.
(系统自动生成,下载前可以参看下载内容)

下载文件列表

Sm.vhd

ise_proj\fpga_int.bgn

........\fpga_int.bit

........\fpga_int.bld

........\fpga_int.cmd_log

........\fpga_int.drc

........\fpga_int.lso

........\fpga_int.ncd

........\fpga_int.ngc

........\fpga_int.ngd

........\fpga_int.ngr

........\fpga_int.pad

........\fpga_int.par

........\fpga_int.pcf

........\fpga_int.prj

........\fpga_int.ptwx

........\fpga_int.stx

........\fpga_int.syr

........\fpga_int.twr

........\fpga_int.twx

........\fpga_int.unroutes

........\fpga_int.ut

........\fpga_int.vhd

........\fpga_int.xpi

........\fpga_int.xst

........\fpga_int_guide.ncd

........\fpga_int_map.map

........\fpga_int_map.mrp

........\fpga_int_map.ncd

........\fpga_int_map.ngm

........\fpga_int_map.xrpt

........\fpga_int_ngdbuild.xrpt

........\fpga_int_pad.csv

........\fpga_int_pad.txt

........\fpga_int_par.xrpt

........\fpga_int_prev_built.ngd

........\fpga_int_summary.html

........\fpga_int_summary.xml

........\fpga_int_usage.xml

........\fpga_int_vhdl.prj

........\fpga_int_xst.xrpt

........\ise_proj.ise

........\ise_proj.ntrc_log

........\ise_proj.restore

........\........_xdb\cst.xbcd

........\............\tmp\ise\version

........\............\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject

........\............\...\...\............\..................\.........\HDProject_StrTbl

........\............\...\...\............\..................\__stored_object_table__

........\............\...\...\............\PnAutoRun\Scripts\RunOnce_tcl

........\............\...\...\............\.........\.......\RunOnce_tcl_StrTbl

........\............\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main

........\............\...\...\............\................\................\dpm_project_main_StrTbl

........\............\...\...\............\................\__stored_objects__

........\............\...\...\............\................\__stored_objects___StrTbl

........\............\...\...\............\................\__stored_object_table__

........\............\...\...\............\................Gui\GuiProjectData

........\............\...\...\............\...................\GuiProjectData_StrTbl

........\............\...\...\............\xreport\Gc_RvReportViewer-Current-Module

........\............\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl

........\............\...\...\............\.......\Gc_RvReportViewer-Module-Data-fpga_int

........\............\...\...\............\.......\Gc_RvReportViewer-Module-Data-fpga_int_StrTbl

........\............\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default

........\............\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl

........\............\...\...\..REGISTRY__\Autonym\regkeys

........\............\...\...\............\bitgen\regkeys

........\............\...\...\............\common\regkeys

........\............\...\...\............\.pldfit\regkeys

........\............\...\...\............\Cs\regkeys

........\............\...\...\............\dumpngdio\regkeys

........\............\...\...\............\ExpandedNetlistEngine\regkeys

........\............\...\...\............\fuse\regkeys

........\............\...\...\............\HierarchicalDesign\HDProject\regkeys

........\............\...\...\............\..................\regkeys

........\............\...\...\............\hprep6\regkeys

........\............\...\...\............\idem\regkeys

........\............\...\...\............\map\regkeys

........\............\...\...\............\netgen\regkeys

........\............\...\...\............\.gc2edif\regkeys

........\............\...\...\............\...build\regkeys

........\............\...\...\............\..dbuild\regkeys

........\............\...\...\............\par\regkeys

........\............\...\...\............\ProjectNavigator\regkeys

........\............\...\...\............\................Gui\regkeys

........\............\...\...\............\.......SeedData\ProcessProperties\regkeys

........\............\...\...\............\...............\...jectProp

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org