文件名称:Alpha
介绍说明－－下载内容均来自于网络，请自行研究使用
一款Alpha指令集的超标量处理器的Verilog源码，是学习乱序处理器的难得资料。-A superscalar Alpha processor instruction set of the Verilog source code for a processor to learn valuable information out of order.
相关搜索： superscalar
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Alpha\__projnav\sumrpt_tcl.rsp
.....\.........\Alpha.gfl
.....\__projnav
.....\Project.dhp
.....\Alpha.ise
.....\Alpha.dhp
.....\Alpha.ise_ISE_Backup
.....\update_ready_bits_summary.html
.....\data_memory_summary.html
.....\bundle_info.v
.....\parameters.v
.....\pipeline.v
.....\CMPn.v
.....\DEC1_3_8.v
.....\MUXn.v
.....\RAM.v
.....\REGn.v
.....\cmov_split.v
.....\Decode.v
.....\Decoder.v
.....\regsD0_R0.v
.....\AGEN.v
.....\branch.v
.....\complex_ALU.v
.....\conflict_buffer.v
.....\execute.v
.....\forward.v
.....\forward_all.v
.....\multiply.v
.....\regs_RR_EX.v
.....\simple_ALU.v
.....\align.v
.....\BOB.v
.....\BranchDecoder.v
.....\BranchDecoders.v
.....\BTB.v
.....\cache_bank.v
.....\fetch0.v
.....\fetch1.v
.....\fetch2.v
.....\info.v
.....\insn_memory.v
.....\itlb.v
.....\l1icache.v
.....\NextPC.v
.....\PCPlus.v
.....\RAS.v
.....\regsF0.v
.....\regsF0_F1.v
.....\regsF1_F2.v
.....\regsF2_D0.v
.....\stack.v
.....\tables.v
.....\tournament_predictor.v
.....\dispmux.v
.....\forward_check.v
.....\get_bit.v
.....\get_select.v
.....\reg_read.v
.....\regfile.v
.....\regsI_RR.v
.....\Scheduler.v
.....\scoreboard.v
.....\single_check.v
.....\update_ready_bits.v
.....\data_cache_bank.v
.....\data_memory.v
.....\dtlb.v
.....\l1dcache.v
.....\membuffer.v
.....\memoryunit.v
.....\missqueue.v
.....\Depend_check.v
.....\LFST.v
.....\LFST_override.v
.....\Mapping_overide.v
.....\regsR0_R1.v
.....\regsR1_I.v
.....\rename0.v
.....\rename1.v
.....\SpecFreeRegList.v
.....\SpecRATfile.v
.....\SSIT.v
.....\SSIT_depend_check.v
.....\ArchRATfile.v
.....\regs_EX_WB.v
.....\regs_WB_WB.v
.....\ROB.v
.....\util.def
Alpha
.....\.........\Alpha.gfl
.....\__projnav
.....\Project.dhp
.....\Alpha.ise
.....\Alpha.dhp
.....\Alpha.ise_ISE_Backup
.....\update_ready_bits_summary.html
.....\data_memory_summary.html
.....\bundle_info.v
.....\parameters.v
.....\pipeline.v
.....\CMPn.v
.....\DEC1_3_8.v
.....\MUXn.v
.....\RAM.v
.....\REGn.v
.....\cmov_split.v
.....\Decode.v
.....\Decoder.v
.....\regsD0_R0.v
.....\AGEN.v
.....\branch.v
.....\complex_ALU.v
.....\conflict_buffer.v
.....\execute.v
.....\forward.v
.....\forward_all.v
.....\multiply.v
.....\regs_RR_EX.v
.....\simple_ALU.v
.....\align.v
.....\BOB.v
.....\BranchDecoder.v
.....\BranchDecoders.v
.....\BTB.v
.....\cache_bank.v
.....\fetch0.v
.....\fetch1.v
.....\fetch2.v
.....\info.v
.....\insn_memory.v
.....\itlb.v
.....\l1icache.v
.....\NextPC.v
.....\PCPlus.v
.....\RAS.v
.....\regsF0.v
.....\regsF0_F1.v
.....\regsF1_F2.v
.....\regsF2_D0.v
.....\stack.v
.....\tables.v
.....\tournament_predictor.v
.....\dispmux.v
.....\forward_check.v
.....\get_bit.v
.....\get_select.v
.....\reg_read.v
.....\regfile.v
.....\regsI_RR.v
.....\Scheduler.v
.....\scoreboard.v
.....\single_check.v
.....\update_ready_bits.v
.....\data_cache_bank.v
.....\data_memory.v
.....\dtlb.v
.....\l1dcache.v
.....\membuffer.v
.....\memoryunit.v
.....\missqueue.v
.....\Depend_check.v
.....\LFST.v
.....\LFST_override.v
.....\Mapping_overide.v
.....\regsR0_R1.v
.....\regsR1_I.v
.....\rename0.v
.....\rename1.v
.....\SpecFreeRegList.v
.....\SpecRATfile.v
.....\SSIT.v
.....\SSIT_depend_check.v
.....\ArchRATfile.v
.....\regs_EX_WB.v
.....\regs_WB_WB.v
.....\ROB.v
.....\util.def
Alpha