文件名称:UART
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA的UART程序，非常好的，讲解详细，我当初看了好多都看不懂，看了这个以后终于明白-FPGA' s UART program, very good, detailed explanation, I had read a lot have not read, finally realized after reading this
(系统自动生成,下载前可以参看下载内容)
下载文件列表
UART
....\component
....\constraint
....\coreconsole
....\designer
....\........\impl1
....\........\.....\designer.log
....\........\.....\simulation
....\........\.....\uart_test.adb
....\........\.....\uart_test.dtf
....\........\.....\.............\verify.log
....\........\.....\uart_test.ide_des
....\........\.....\uart_test.stp
....\........\.....\uart_test.tcl
....\hdl
....\...\rec.v
....\...\send.v
....\...\uart_test.v
....\phy_synthesis
....\simulation
....\..........\meminit.dat
....\..........\modelsim.ini
....\..........\modelsim.ini.sav
....\smartgen
....\........\smartgen.aws
....\stimulus
....\synthesis
....\.........\stdout.log
....\.........\syntmp
....\.........\......\sap.log
....\.........\......\uart_test.msg
....\.........\......\uart_test.plg
....\.........\traplog.tlg
....\.........\uart_test.areasrr
....\.........\uart_test.edn
....\.........\uart_test.fse
....\.........\uart_test.map
....\.........\uart_test.sdf
....\.........\uart_test.srd
....\.........\uart_test.srm
....\.........\uart_test.srr
....\.........\uart_test.srs
....\.........\uart_test.tlg
....\.........\uart_test_sdc.sdc
....\.........\uart_test_syn.prd
....\.........\uart_test_syn.prj
....\UART.prj
....\UART.prj.convert.7.3.bak
....\viewdraw
....\........\sch
....\........\sym
....\........\vf
....\........\..\project.lst
....\........\viewdraw.ini
....\........\wir
....\component
....\constraint
....\coreconsole
....\designer
....\........\impl1
....\........\.....\designer.log
....\........\.....\simulation
....\........\.....\uart_test.adb
....\........\.....\uart_test.dtf
....\........\.....\.............\verify.log
....\........\.....\uart_test.ide_des
....\........\.....\uart_test.stp
....\........\.....\uart_test.tcl
....\hdl
....\...\rec.v
....\...\send.v
....\...\uart_test.v
....\phy_synthesis
....\simulation
....\..........\meminit.dat
....\..........\modelsim.ini
....\..........\modelsim.ini.sav
....\smartgen
....\........\smartgen.aws
....\stimulus
....\synthesis
....\.........\stdout.log
....\.........\syntmp
....\.........\......\sap.log
....\.........\......\uart_test.msg
....\.........\......\uart_test.plg
....\.........\traplog.tlg
....\.........\uart_test.areasrr
....\.........\uart_test.edn
....\.........\uart_test.fse
....\.........\uart_test.map
....\.........\uart_test.sdf
....\.........\uart_test.srd
....\.........\uart_test.srm
....\.........\uart_test.srr
....\.........\uart_test.srs
....\.........\uart_test.tlg
....\.........\uart_test_sdc.sdc
....\.........\uart_test_syn.prd
....\.........\uart_test_syn.prj
....\UART.prj
....\UART.prj.convert.7.3.bak
....\viewdraw
....\........\sch
....\........\sym
....\........\vf
....\........\..\project.lst
....\........\viewdraw.ini
....\........\wir