文件名称:Computer-Architecture-lab4

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [PDF]
  • 上传时间:
  • 2012-11-26
  • 文件大小:
  • 3.01mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 聪*
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

计算机组成实验作业4,fpga开发板,verilog语言编写-Composition of experimental computer operating 4, fpga development board, verilog language
(系统自动生成,下载前可以参看下载内容)

下载文件列表

09级计组实验_B班_31组_5090309744_谢聪_实验4代码\ipcore_dir\blk_mem_gen_ds512.pdf

...............................................\..........\datamemory.asy

...............................................\..........\datamemory.gise

...............................................\..........\datamemory.ise

...............................................\..........\datamemory.ncf

...............................................\..........\datamemory.ngc

...............................................\..........\datamemory.sym

...............................................\..........\datamemory.v

...............................................\..........\datamemory.veo

...............................................\..........\datamemory.vhd

...............................................\..........\datamemory.vho

...............................................\..........\datamemory.xco

...............................................\..........\datamemory.xise

...............................................\..........\datamemory_flist.txt

...............................................\..........\datamemory_xmdf.tcl

...............................................\lab4.gise

...............................................\lab4.ise

...............................................\lab4.xise

...............................................\...._xdb\tmp\ise\version

...............................................\........\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject

...............................................\........\...\...\............\..................\.........\HDProject_StrTbl

...............................................\........\...\...\............\..................\__stored_object_table__

...............................................\........\...\...\............\PnAutoRun\Scripts\RunOnce_tcl

...............................................\........\...\...\............\.........\.......\RunOnce_tcl_StrTbl

...............................................\........\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main

...............................................\........\...\...\............\................\................\dpm_project_main_StrTbl

...............................................\........\...\...\............\................Gui\CViewSelector

...............................................\........\...\...\............\...................\CViewSelector_StrTbl

...............................................\........\...\...\............\...................\File-SynthesisOnly

...............................................\........\...\...\............\...................\File-SynthesisOnly_StrTbl

...............................................\........\...\...\............\...................\Library-SynthesisOnly

...............................................\........\...\...\............\...................\Library-SynthesisOnly_StrTbl

...............................................\........\...\...\............\...................\Process-BehavioralSim-

...............................................\........\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG

...............................................\........\...\...\............\...................\Process-BehavioralSim-DESUT_VERILOG_StrTbl

...............................................\........\...\...\............\...................\Process-BehavioralSim-DESUT_XCO

...............................................\........\...\...\............\...................\Process-BehavioralSim-DESUT_XCO_StrTbl

...............................................\........\...\...\............\...................\Process-BehavioralSim-_StrTbl

...............................................\........\...\...\............\...................\Process-PostRouteSim-

...............................................\........\...\...\............\...................\Process-PostRouteSim-DESUT_VERILOG

...............................................\........\...\...\............\...................\Process-Pos

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org