文件名称:four-adder-design
介绍说明－－下载内容均来自于网络，请自行研究使用
可编程逻辑设计-用VHDL语言进行四位加法器的设计-Programmable logic design _ four adder design
(系统自动生成,下载前可以参看下载内容)
下载文件列表
可编程逻辑设计_四位加法器的设计\可编程逻辑设计_四位加法器的设计_图形输入法.doc
...............................\附件_仿真源程序\adder_4\adder.asm.rpt
...............................\...............\.......\adder.bdf
...............................\...............\.......\adder.bsf
...............................\...............\.......\adder.done
...............................\...............\.......\adder.eda.rpt
...............................\...............\.......\adder.fit.rpt
...............................\...............\.......\adder.fit.summary
...............................\...............\.......\adder.flow.rpt
...............................\...............\.......\adder.map.rpt
...............................\...............\.......\adder.map.summary
...............................\...............\.......\adder.pin
...............................\...............\.......\adder.pof
...............................\...............\.......\adder.qpf
...............................\...............\.......\adder.qsf
...............................\...............\.......\adder.qws
...............................\...............\.......\adder.sim.rpt
...............................\...............\.......\adder.sof
...............................\...............\.......\adder.tan.rpt
...............................\...............\.......\adder.tan.summary
...............................\...............\.......\adder.vhd
...............................\...............\.......\adder.vwf
...............................\...............\.......\adder_4.asm.rpt
...............................\...............\.......\adder_4.bdf
...............................\...............\.......\adder_4.cdf
...............................\...............\.......\adder_4.done
...............................\...............\.......\adder_4.dpf
...............................\...............\.......\adder_4.eda.rpt
...............................\...............\.......\adder_4.fit.rpt
...............................\...............\.......\adder_4.fit.summary
...............................\...............\.......\adder_4.flow.rpt
...............................\...............\.......\adder_4.map.rpt
...............................\...............\.......\adder_4.map.summary
...............................\...............\.......\adder_4.mif_update.rpt
...............................\...............\.......\adder_4.pin
...............................\...............\.......\adder_4.pof
...............................\...............\.......\adder_4.qpf
...............................\...............\.......\adder_4.qsf
...............................\...............\.......\adder_4.qws
...............................\...............\.......\adder_4.sim.rpt
...............................\...............\.......\adder_4.sof
...............................\...............\.......\adder_4.tan.rpt
...............................\...............\.......\adder_4.tan.summary
...............................\...............\.......\adder_4.vhd
...............................\...............\.......\adder_4.vwf
...............................\...............\.......\adder_4_assignment_defaults.qdf
...............................\...............\.......\db\adder.asm.qmsg
...............................\...............\.......\..\adder.cbx.xml
...............................\...............\.......\..\adder.cmp.ecobp
...............................\...............\.......\..\adder.cmp.kpt
...............................\...............\.......\..\adder.cmp.rdb
...............................\...............\.......\..\adder.cmp0.ddb
...............................\...............\.......\..\adder.cmp_merge.kpt
...............................\...............\.......\..\adder.db_info
...............................\...............\.......\..\adder.eco.cdb
...............................\...............\.......\..\adder.eda.qmsg
...............................\...............\.......\..\adder.eds_overflow
...............................\.....