文件名称:VHDL-book3

  • 所属分类:
  • VHDL编程
  • 资源属性:
  • [Windows] [程序]
  • 上传时间:
  • 2013-06-06
  • 文件大小:
  • 8.6mb
  • 下载次数:
  • 0次
  • 提 供 者:
  • 贾*
  • 相关连接:
  • 下载说明:
  • 别用迅雷下载,失败请重下,重下不扣分!

介绍说明--下载内容均来自于网络,请自行研究使用

  D_flipflop:1位D触发器的设计

  D_fllipflop_behav:4位D触发器的设计

  reg1bit:1位寄存器设计

  reg4bit:4位寄存器设计

  shiftreg4:一般移位寄存器的设计

  ring_shiftreg4:环型移位寄存器的设计

  debounce4:消抖电路的设计

  clock_pulse:时钟脉冲电路的设计

  count3bit_gate:3位计数器的设计

  count3bit_behav:3位计数器的设计

  mod5cnt:模5计数器的设计

  mod10Kcnt:时钟分频器的设计

  morsea:任意波生成器的设计

  sw2reg:加载开关量到寄存器的设计

  shift_reg8:移位数据到移位寄存器的设计

  scroll:滚动7段数码显示设计

  fib:Fibonacci序列设计

  pwm4:PWM控制直流电机设计

  pwmg:PWM控制伺服电机位置设计-D_flipflop: 1-bit D flip-flop design D_fllipflop_behav: 4-bit D flip-flop design reg1bit: 1-bit register design reg4bit: 4-bit register design shiftreg4: general shift register design ring_shiftreg4: ring shift register design debounce4: elimination shake circuit design clock_pulse: clock pulse circuit design count3bit_gate: 3-bit counter design count3bit_behav: 3-bit counter design mod5cnt: Mode 5 counter design mod10Kcnt: clock divider design morsea: arbitrary waveform generator design sw2reg: Load switch to register the design shift_reg8: shift data into the shift register design scroll: Scroll 7-segment digital display design fib: Fibonacci Sequence Design pwm4: PWM controlled DC motor design pwmg: PWM servo motor position control design
(系统自动生成,下载前可以参看下载内容)

下载文件列表





VHDL-book3

..........\clock_pluse

..........\...........\clock_pluse.cmd_log

..........\...........\clock_pluse.ise

..........\...........\clock_pluse.lso

..........\...........\clock_pluse.ngc

..........\...........\clock_pluse.ngr

..........\...........\clock_pluse.ntrc_log

..........\...........\clock_pluse.prj

..........\...........\clock_pluse.restore

..........\...........\clock_pluse.stx

..........\...........\clock_pluse.syr

..........\...........\clock_pluse.vhd

..........\...........\clock_pluse.xst

..........\...........\clock_pluse_summary.html

..........\...........\clock_pluse_vhdl.prj

..........\...........\clock_pluse_xdb

..........\...........\...............\tmp

..........\...........\...............\...\ise

..........\...........\...............\...\ise.lock

..........\...........\...............\...\...\version

..........\...........\...............\...\...\__OBJSTORE__

..........\...........\...............\...\...\............\Autonym

..........\...........\...............\...\...\............\common

..........\...........\...............\...\...\............\HierarchicalDesign

..........\...........\...............\...\...\............\..................\HDProject

..........\...........\...............\...\...\............\..................\.........\HDProject

..........\...........\...............\...\...\............\..................\.........\HDProject_StrTbl

..........\...........\...............\...\...\............\..................\__stored_object_table__

..........\...........\...............\...\...\............\ISimPlugin

..........\...........\...............\...\...\............\..........\SignalOrdering1

..........\...........\...............\...\...\............\..........\...............\test_isim_beh.exe

..........\...........\...............\...\...\............\..........\...............\test_isim_beh.exe_StrTbl

..........\...........\...............\...\...\............\PnAutoRun

..........\...........\...............\...\...\............\.........\Scripts

..........\...........\...............\...\...\............\.........\.......\RunOnce_tcl

..........\...........\...............\...\...\............\.........\.......\RunOnce_tcl_StrTbl

..........\...........\...............\...\...\............\ProjectNavigator

..........\...........\...............\...\...\............\ProjectNavigatorGui

..........\...........\...............\...\...\............\...................\GuiProjectData

..........\...........\...............\...\...\............\...................\GuiProjectData_StrTbl

..........\...........\...............\...\...\............\................\dpm_project_main

..........\...........\...............\...\...\............\................\................\dpm_project_main

..........\...........\...............\...\...\............\................\................\dpm_project_main_StrTbl

..........\...........\...............\...\...\............\................\__stored_objects__

..........\...........\...............\...\...\............\................\__stored_objects___StrTbl

..........\...........\...............\...\...\............\................\__stored_object_table__

..........\...........\...............\...\...\............\SrcCtrl

..........\...........\...............\...\...\............\.......\SavedOptions

..........\...........\...............\...\...\............\STE

..........\...........\...............\...\...\............\xreport

..........\...........\...............\...\...\............\.......\Gc_RvReportViewer-Current-Module

..........\...........\...............\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl

..........\...........\...............\...\...\............\.......\Gc_RvReportViewer-Module-Data-clock_pluse

..........\...........\...............\...\...\............\.......\Gc_RvReportViewer-Module-Data-clock_pluse_StrTbl

..........\...........\...............\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default

..........\...........\...............\...\...\............\.

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台,提供交流渠道,下载内容来自于网络,除下载问题外,其它问题请自行百度更多...
  • 请直接用浏览器下载本站内容,不要使用迅雷之类的下载软件,用WinRAR最新版进行解压.
  • 如果您发现内容无法下载,请稍后再次尝试;或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎,请到消费记录里找到下载记录反馈给我们,经确认后退回积分.
  • 如下载前有疑问,可以通过点击"提供者"的名字,查看对方的联系方式,联系对方咨询.

相关评论

暂无评论内容.

发表评论

*主  题:
*内  容:
*验 证 码:

源码中国 www.ymcn.org