文件名称:project_11_first_d1_HDMI
介绍说明－－下载内容均来自于网络，请自行研究使用
本代码将TW2867第一通道输出解复用以后进行BT.656格式的解析，然后将奇偶场合并为一帧存入DDR2，读取的时候使用双线性插值算法，将原始的720 x576的分辨率放大到800x600，然后在HDMI口输出。-This code will TW2867 first channel output demultiplexing after parsing BT.656 format, then the parity occasions and as a fr a me stored in DDR2, when read using a bilinear interpolation algorithm, the original resolution of 720 x576 amplifying to 800x600, and then output the HDMI port.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
project_11_first_d1_HDMI\ALINX3402_EP4CE15F23C8 .tcl
........................\ALINX3402_EP4CE30F23C6.tcl
........................\ddr2_phy_autodetectedpins.tcl
........................\ip_core\ddr\altmemphy-library\auk_ddr_hp_controller.ocp
........................\.......\...\alt_mem_ddrx_addr_cmd.v
........................\.......\...\alt_mem_ddrx_addr_cmd_wrap.v
........................\.......\...\alt_mem_ddrx_arbiter.v
........................\.......\...\alt_mem_ddrx_buffer.v
........................\.......\...\alt_mem_ddrx_buffer_manager.v
........................\.......\...\alt_mem_ddrx_burst_gen.v
........................\.......\...\alt_mem_ddrx_burst_tracking.v
........................\.......\...\alt_mem_ddrx_cmd_gen.v
........................\.......\...\alt_mem_ddrx_controller.v
........................\.......\...\alt_mem_ddrx_controller_st_top.v
........................\.......\...\alt_mem_ddrx_csr.v
........................\.......\...\alt_mem_ddrx_dataid_manager.v
........................\.......\...\alt_mem_ddrx_ddr2_odt_gen.v
........................\.......\...\alt_mem_ddrx_ddr3_odt_gen.v
........................\.......\...\alt_mem_ddrx_define.iv
........................\.......\...\alt_mem_ddrx_ecc_decoder.v
........................\.......\...\alt_mem_ddrx_ecc_decoder_32_syn.v
........................\.......\...\alt_mem_ddrx_ecc_decoder_64_syn.v
........................\.......\...\alt_mem_ddrx_ecc_encoder.v
........................\.......\...\alt_mem_ddrx_ecc_encoder_32_syn.v
........................\.......\...\alt_mem_ddrx_ecc_encoder_64_syn.v
........................\.......\...\alt_mem_ddrx_ecc_encoder_decoder_wrapper.v
........................\.......\...\alt_mem_ddrx_fifo.v
........................\.......\...\alt_mem_ddrx_input_if.v
........................\.......\...\alt_mem_ddrx_list.v
........................\.......\...\alt_mem_ddrx_lpddr2_addr_cmd.v
........................\.......\...\alt_mem_ddrx_mm_st_converter.v
........................\.......\...\alt_mem_ddrx_odt_gen.v
........................\.......\...\alt_mem_ddrx_rank_timer.v
........................\.......\...\alt_mem_ddrx_rdata_path.v
........................\.......\...\alt_mem_ddrx_rdwr_data_tmg.v
........................\.......\...\alt_mem_ddrx_sideband.v
........................\.......\...\alt_mem_ddrx_tbp.v
........................\.......\...\alt_mem_ddrx_timing_param.v
........................\.......\...\alt_mem_ddrx_wdata_path.v
........................\.......\...\alt_mem_phy_defines.v
........................\.......\...\ddr2.bsf
........................\.......\...\ddr2.html
........................\.......\...\ddr2.qip
........................\.......\...\ddr2.v
........................\.......\...\ddr2_advisor.ipa
........................\.......\...\ddr2_alt_mem_ddrx_controller_top.v
........................\.......\...\ddr2_bb.v
........................\.......\...\ddr2_controller_phy.v
........................\.......\...\ddr2_example_driver.v
........................\.......\...\ddr2_example_top.sdc
........................\.......\...\ddr2_example_top.v
........................\.......\...\ddr2_ex_lfsr8.v
........................\.......\...\.....high_performance_controller-library\auk_ddr_hp_controller.ocp
........................\.......\...\ddr2_phy.bsf
........................\.......\...\ddr2_phy.html
........................\.......\...\ddr2_phy.qip
........................\.......\...\ddr2_phy.v
........................\.......\...\ddr2_phy_alt_mem_phy.v
........................\.......\...\ddr2_phy_alt_mem_phy_pll.qip
........................\.......\...\ddr2_phy_alt_mem_phy_pll.v
........................\.......\...\ddr2_phy_alt_mem_phy_pll_bb.v
........................\.......\...\ddr2_phy_alt_mem_phy_seq.vhd
........................\.......\...\ddr2_phy_alt_mem_phy_seq_wrapper.v
........................\.......\...\ddr2_phy_autodetectedpins.tcl
........................\.......\...\ddr2_phy_bb.v
........................\.......\...\ddr2_phy_ddr_pins.tcl
........................\...