文件名称:dual-port-RAM
- 所属分类：
- VHDL编程
- 资源属性：
- [VHDL] [源码]
- 上传时间：
- 2015-05-08
- 文件大小：
- 626kb
- 下载次数：
- 0次
- 提 供 者：
- qu xia******
- 相关连接：
- 无
- 下载说明：
- 别用迅雷下载，失败请重下，重下不扣分！
介绍说明－－下载内容均来自于网络，请自行研究使用
利用MegaWizard设计一个双端口RAM-Use MegaWizard design of a dual-port RAM
(系统自动生成,下载前可以参看下载内容)
下载文件列表
新建文件夹
..........\Project
..........\.......\db
..........\.......\..\TOP.cbx.xml
..........\.......\..\TOP.cmp.rdb
..........\.......\..\TOP.db_info
..........\.......\..\TOP.eco.cdb
..........\.......\..\TOP.hif
..........\.......\..\TOP.map.hdb
..........\.......\..\TOP.map.qmsg
..........\.......\..\TOP.pre_map.hdb
..........\.......\..\TOP.sld_design_entry.sci
..........\.......\..\TOP.tis_db_list.ddb
..........\.......\Simulation
..........\.......\..........\altera_mf.v
..........\.......\..........\sim.do
..........\.......\..........\wave.do
..........\.......\TOP.flow.rpt
..........\.......\TOP.map.rpt
..........\.......\TOP.map.summary
..........\.......\TOP.qpf
..........\.......\TOP.qsf
..........\.......\TOP.qws
..........\.......\TOP_assignment_defaults.qdf
..........\Solution
..........\........\db
..........\........\..\altsyncram_87e1.tdf
..........\........\..\TOP.asm.qmsg
..........\........\..\TOP.cbx.xml
..........\........\..\TOP.cmp.cdb
..........\........\..\TOP.cmp.hdb
..........\........\..\TOP.cmp.kpt
..........\........\..\TOP.cmp.logdb
..........\........\..\TOP.cmp.rdb
..........\........\..\TOP.cmp.tdb
..........\........\..\TOP.cmp0.ddb
..........\........\..\TOP.db_info
..........\........\..\TOP.eco.cdb
..........\........\..\TOP.fit.qmsg
..........\........\..\TOP.hier_info
..........\........\..\TOP.hif
..........\........\..\TOP.lpc.html
..........\........\..\TOP.lpc.rdb
..........\........\..\TOP.lpc.txt
..........\........\..\TOP.map.cdb
..........\........\..\TOP.map.hdb
..........\........\..\TOP.map.logdb
..........\........\..\TOP.map.qmsg
..........\........\..\TOP.pre_map.cdb
..........\........\..\TOP.pre_map.hdb
..........\........\..\TOP.rtlv.hdb
..........\........\..\TOP.rtlv_sg.cdb
..........\........\..\TOP.rtlv_sg_swap.cdb
..........\........\..\TOP.sgdiff.cdb
..........\........\..\TOP.sgdiff.hdb
..........\........\..\TOP.sld_design_entry.sci
..........\........\..\TOP.sld_design_entry_dsc.sci
..........\........\..\TOP.syn_hier_info
..........\........\..\TOP.tan.qmsg
..........\........\..\TOP.tis_db_list.ddb
..........\........\..\TOP.tmw_info
..........\........\DualPortRAM.bsf
..........\........\DualPortRAM.v
..........\........\incremental_db
..........\........\..............\compiled_partitions
..........\........\..............\...................\TOP.root_partition.map.kpt
..........\........\..............\README
..........\........\Simulation
..........\........\..........\altera_mf.v
..........\........\..........\DualPortRAM.v
..........\........\..........\sim.do
..........\........\..........\TOP.v
..........\........\..........\TOP.vt
..........\........\..........\wave.do
..........\........\TOP.asm.rpt
..........\........\TOP.bdf
..........\........\TOP.done
..........\........\TOP.fit.rpt
..........\........\TOP.fit.smsg
..........\........\TOP.fit.summary
..........\........\TOP.flow.rpt
..........\........\TOP.map.rpt
..........\........\TOP.map.summary
..........\........\TOP.pin
..........\........\TOP.pof
..........\........\TOP.qpf
..........\........\TOP.qsf
..........\........\TOP.qws
..........\........\TOP.sof
..........\........\TOP.tan.rpt
..........\........\TOP.tan.summary
..........\........\TOP.v
..........\........\TOP.vt
..........\........\TOP.vwf
..........\........\TOP_assignment_defaults.qdf