文件名称:Interleaver_Deinterleaver
介绍说明--下载内容均来自于网络,请自行研究使用
通信中卷积交织/解交织FPGA源程序,采用verilogHDL代码实现,包含测试程序,经过验证。-Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
Interleaver_Deinterleaver
.........................\resource
.........................\........\Convolutional_Deinterleaver.v
.........................\........\Convolutional_Interleaver.v
.........................\........\deinterleaver_channel_cont.v
.........................\........\double_port_ram.v
.........................\........\interleaver_channel_cont.v
.........................\........\Interleaver_Deinterleaver.v
.........................\........\Interleaver_Deinterleaver_Testbench.v
.........................\........\readme.txt