文件名称:if_single
介绍说明－－下载内容均来自于网络，请自行研究使用
所以从语法上讲，多if语句（if... if… if…）可以建模具有优先级的条件判断结构；而单if语句（if...else if…else if…）和case语句可用于建模不带优先级的条件判断。但是随着综合工具优化能力的不断增强，新型的综合工具大多时候会自动优化掉优先级结构，以减少芯片面积，提高时序性能。另外，条件结构的综合结果是否带有优先级不但取决于综合工具的类型和版本，还和目标器件或目标库有直接关系-Therefore, grammatically, and more if statement (if ... if ... if ...) can be modeled conditional structure having priority while the single if statement (if ... else if ... else if ...) and case statements available in modeling without priority uated. But with the ability to optimize the synthesis tool continuously enhance new integrated tool will automatically optimize away most of the time priority structure to reduce chip area and improve timing performance. In addition, the combined result condition structure with or without priority not only depend on the type and version of the synthesis tools, and also a target device or directly related to the target libraries
(系统自动生成,下载前可以参看下载内容)
下载文件列表
if_single\case\case1.v
.........\....\PrecisionRTL\case.psp
.........\....\............\...._impl_1\case1.edf
.........\....\............\...........\case1.prf
.........\....\............\...........\case1.xdb
.........\....\............\...........\case1_area.rep
.........\....\............\...........\case1_con_rep.sdc
.........\....\............\...........\case1_rtl.ixdb
.........\....\............\...........\case1_tech_con_rep.sdc
.........\....\............\...........\case1_timing.rep
.........\....\............\...........\case_impl_1.psi
.........\....\............\...........\hdlAnalyze_verilogfile
.........\....\............\...........\precision.log
.........\....\............\...........\precision_rtl.sdc
.........\....\............\...........\precision_tech.sdc
.........\....\............\...........\rtlc.out\.rtlc_compile
.........\....\............\...........\........\.top
.........\....\............\...........\........\autotop.conf
.........\....\............\...........\........\depend\TOPMODULE.list
.........\....\............\...........\........\INCR\emptymod.list
.........\....\............\...........\........\....\hier.list
.........\....\............\...........\........\....\incr_driver.log
.........\....\............\...........\........\....\incr_rtlc.log
.........\....\............\...........\........\legalmodmap.db
.........\....\............\...........\........\rtlc.args
.........\....\............\...........\........\rtlc_args1.file
.........\....\............\...........\........\vmw.mem_contents
.........\....\............\...........\...._libs\work\case1.mod
.........\....\............\...........\.........\....\case1.mod.body
.........\....\............\...........\.........\....\rtlc_version_info
.........\....\............\...........\unfolded_operators.txt
.........\....\............\case_RTL_schematic.bmp
.........\....\............\case_schematic.bmp
.........\....\............\Thumbs.db
.........\....\SynplifyPro\case1.prd
.........\....\...........\case1.prj
.........\....\...........\case_rtl_view.bmp
.........\....\...........\case_tech_view.bmp
.........\....\...........\rev_2\AutoConstraint_case1.sdc
.........\....\...........\.....\case1.edn
.........\....\...........\.....\case1.fse
.........\....\...........\.....\case1.prf
.........\....\...........\.....\case1.srm
.........\....\...........\.....\case1.srr
.........\....\...........\.....\case1.srs
.........\....\...........\.....\case1.tlg
.........\....\...........\.....\generic.fse
.........\....\...........\.....\generic.srd
.........\....\...........\.....\syntmp\case1.msg
.........\....\...........\.....\......\case1.plg
.........\....\...........\Thumbs.db
.........\....\syntmp.msg
.........\decode\case\case_decode.v
.........\......\....\decode_case.psp
.........\......\....\..........._impl_1\case_decode.edf
.........\......\....\..................\case_decode.prf
.........\......\....\..................\case_decode.xdb
.........\......\....\..................\case_decode_area.rep
.........\......\....\..................\case_decode_con_rep.sdc
.........\......\....\..................\case_decode_rtl.ixdb
.........\......\....\..................\case_decode_tech_con_rep.sdc
.........\......\....\..................\case_decode_timing.rep
.........\......\....\..................\decode_case_impl_1.psi
.........\......\....\..................\hdlAnalyze_verilogfile
.........\......\....\..................\precision.log
.........\......\....\..................\precision_rtl.sdc
.........\......\....\..................\precision_tech.sdc
.........\......\....\..................\rtlc.out\.rtlc_compile
.........\......\....\..................\........\.top
.........\......\....\..................\........\autotop.conf
.........\......\....\..................\........\depend\TOPMODULE.list
.........\......\....\..................\........\INCR\emptymod.list
.........\......\....\..................\........\....\hier.list
.........\......\....\..................\........\....\incr_driver.log
.........\......\