收藏

文件名称:xilinx_PCIeLogiCore

  • 所属分类：
  • VHDL编程
  • 资源属性：
  • [PDF]
  • 上传时间：
  • 2018-08-27
  • 文件大小：
  • 4.31mb
  • 下载次数：
  • 0次
  • 提 供 者：
  • laugh******
  • 相关连接：
  • 无
  • 下载说明：
  • 别用迅雷下载，失败请重下，重下不扣分！
修正介绍说明

介绍说明－－下载内容均来自于网络，请自行研究使用

基于xilinx fpga的PCIE逻辑IP核(thisis a xilinx_PCIeLogiCore)
相关搜索： pcie

(系统自动生成,下载前可以参看下载内容)

下载文件列表

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\components.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\downstreamSim.gise

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\downstreamSim.wcfg

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\downstreamSim.xise

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\mockApplication.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\string_utilities_sim_pkg.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\string_utilities_synth_pkg.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\testbench_top.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\time_utilities_pkg.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\gtx_drp_chanalign_fix_3752_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\gtx_rx_valid_filter_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\gtx_tx_sync_rate_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\gtx_wrapper_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_2_0_rport_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_2_0_v6_rp.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_brams_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_bram_top_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_bram_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_clocking_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_gtx_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_pipe_lane_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_pipe_misc_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_pipe_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_reset_delay_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pcie_upconfig_fix_3451_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pci_exp_usrapp_cfg.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pci_exp_usrapp_pl.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pci_exp_usrapp_rx.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\pci_exp_usrapp_tx.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\tests.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\test_interface.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\ipcore_dir\S6PCIeEP\simulation\dsport\xilinx_pcie_2_0_rport_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\s6_pcie_readme.txt

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\doc\s6_pcie_ds718.pdf

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\doc\s6_pcie_ug654.pdf

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\pcie_app_s6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\pcie_app_s6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_32_RX_ENGINE.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_32_RX_ENGINE.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_32_TX_ENGINE.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_32_TX_ENGINE.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_EP.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_EP.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_EP_MEM.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_EP_MEM.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_EP_MEM_ACCESS.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_EP_MEM_ACCESS.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_TO_CTRL.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\PIO_TO_CTRL.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\xilinx_pcie_1_1_ep_s6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\xilinx_pcie_1_1_ep_s6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\example_design\xilinx_pcie_1_lane_ep_xc6slx45t-fgg484-3.ucf

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\implement\implement.bat

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\implement\implement.sh

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\implement\xst.prj

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\implement\xst.scr

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_drp_chanalign_fix_3752_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_drp_chanalign_fix_3752_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_rx_valid_filter_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_rx_valid_filter_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_tx_sync_rate_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_tx_sync_rate_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_wrapper_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\gtx_wrapper_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_2_0_rport_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_2_0_rport_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_2_0_v6_rp.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_2_0_v6_rp.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_brams_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_brams_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_bram_top_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_bram_top_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_bram_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_bram_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_clocking_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_clocking_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_gtx_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_gtx_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_pipe_lane_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_pipe_lane_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_pipe_misc_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_pipe_misc_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_pipe_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_pipe_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_reset_delay_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_reset_delay_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_upconfig_fix_3451_v6.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pcie_upconfig_fix_3451_v6.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_cfg.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_cfg.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_com.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_pl.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_pl.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_rx.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_rx.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_tx.v

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\pci_exp_usrapp_tx.vhd

Designing a LogiCORE PCI Express System\labs\downstreamSim\SP605\VHDL\S6PCIeEP\simulation\dsport\test_interface.vhd

相关说明

  • 本站资源为会员上传分享交流与学习,如有侵犯您的权益,请联系我们删除.
  • 本站是交换下载平台，提供交流渠道，下载内容来自于网络，除下载问题外，其它问题请自行百度。更多...
  • 请直接用浏览器下载本站内容，不要使用迅雷之类的下载软件，用WinRAR最新版进行解压.
  • 如果您发现内容无法下载，请稍后再次尝试；或者到消费记录里找到下载记录反馈给我们.
  • 下载后发现下载的内容跟说明不相乎，请到消费记录里找到下载记录反馈给我们，经确认后退回积分.
  • 如下载前有疑问，可以通过点击"提供者"的名字，查看对方的联系方式，联系对方咨询.
查看所有评论

相关评论

暂无评论内容．

发表评论

*主　　题：
*内　　容：
*验 证 码：

源码中国 www.ymcn.org