搜索资源列表
FPGA Synthesis with the Synplify Pro Tool
- FPGA Synthesis with the Synplify Pro Tool
Synplify
- 介绍Synplify综合工具的使用教程，是中文的哦！
Modelsim、Synplify.Pro、ISE 设计全流程.rar
- 芯片开发 Modelsim、Synplify.Pro、ISE 设计全流程
FPGA Synthesis with the Synplify Pro Tool
- FPGA Synthesis with the Synplify Pro Tool
5-2-2Syn
- synplify环境下 实现 全加器 功能-synplify environment to achieve full functionality increases
FPGA_GPS_C_A
- 本文：采用了FPGA方法来模拟高动态(Global Position System GPS)信号源中的C／A码产生器。C／A码在GPS中实现分址、卫星信号粗捕和精码(P码)引导捕获起着重要的作用，通过硬件描述语言VERILOG在ISE中实现电路生成，采用MODELSIM、SYNPLIFY工具分别进行仿真和综合。-This article: FPGA method used to simulate the high dynamic (Gl
synplify862crack
- 如题，synplify8.62的破解，很好用，比较新的synplify版本。-Such as title, synplify8.62 the crack, very good, and relatively new version of Synplify.
syn81_crk_new
- synplify 8.1 pro 的最新破解文件-The latest synplify 8.1 pro crack file
Synplify
- 介绍Synplify综合工具的使用教程，是中文的哦！-Introduce the use of synthesis tools Synplify Tutorial, is Chinese in Oh!
synplify
- 是一个相当好的程序软件，仅供参考，好东西大家一起享用-Is a very good software, for reference purposes only good things to enjoy along with everyone
FPGA
- FPGA设计全流程：Modelsim>>Synplify.Pro>>ISE 第一章 Modelsim编译Xilinx库 第二章 调用Xilinx CORE-Generator 第三章 使用Synplify.Pro综合HDL和内核 第四章 综合后的项目执行 第五章 不同类型结构的仿真-FPGA design of the whole process: Modelsim>> Synpl
ARelativelySimpleRISCCPU
- A Relatively Simple RISC CPU 设计源码并附详细的说明文档。可以ModelSim进行仿真，并可以用synplify进行综合。-A Relatively Simple RISC CPU design source with detailed documentation. ModelSim simulation can be carried out, and they can Synplify synthesis.
VHDL
- 本文使用实例描述了在 FPGA/CPLD 上使用 VHDL 进行分频器设 计，包括偶数分频、非 50％占空比和 50％占空比的奇数分频、半整数 （N+0.5）分频、小数分频、分数分频以及积分分频。所有实现均可 通过 Synplify Pro 或 FPGA 生产厂商的综合器进行综合，形成可使 用的电路，并在 ModelSim 上进行验证。 -This article describes the use of example
Synplify
- 华为synplify入门教程：Synplify快速入门-Huawei Synplify Tutorial: Synplify Quick Start
SynplifyPro_QuartusII_Ver5_v4_1
- synplify 与quartus 进行FPGA综合设计文档-Synplify and Quartus FPGA integrated design documents for
4bit_buma_adder
- Verilog作业 ：自己写的源码输入，补码输出的，由状态机控制的四位加法器，为保证时序，加法器模块为超前近位加法器，包含测试台，通过 Modelsim 、Synplify仿真。-Verilog operation: the source code to write their own input, complementary code output by the state machine to control the four ad
Synplify.Premier.v9.6.2.with.Identify.3.0.2
- Synplify.Premier.v9.6.2.with.Identify.3.0.2 crack
DDC
- matlab与synplify DSP AE相结合的DDC实例，希望对大家有所帮助-matlab and synplify DSP AE combining DDC example, in the hope that U.S. help
synplify
- synplify pro经典教程，快速学会synplify的一些基础应用-Tutorial synplify pro classic, fast Society based on the application of some of synplify
Synplify-teaching
- synplify使用教程，快熟学会synplify的使用，以及基本的编程。-synplify teaching book，let you study synplify quickly。