搜索资源列表
grammatica-1.4.tar.gz
- Grammatica is a C# and Java parser generator (compiler compiler). It improves upon simlar tools (like yacc and ANTLR) by creating well-commented and readable source code, by having automatic error recovery and detailed e
yol.v1.3
- 该软件主要用于屏蔽设定关键字后的网站，具体功能包括: 可以使含有关键字的网址自动转向到你设定的网站或HTML去。 清空IE临时文件夹 清空IE历史记录 文档清空 删除收藏夹网址 删除IE地址栏网址 当然还可以定义你保密的目录 限制运行程序 清除内存中运行的程序 禁止WINDOWS下载软件等功能 恢复IE工具栏的链接名称 取消开机对话框 恢复internet选项安全页面自定义按钮 去除IE分级审查的密码 修改时间前面加广告 恢
KBPLACE
- This function places one keystroke at the head or tail of the BIOS type-ahead buffer if there is room for it.
ripple-lookahead-carryselect-adder
- Ripple Adder: 16-bit 全加,半加及ripple adder的设计及VHDL程序 Carry Look ahead Adder:4, 16, 32 bits 前置进位加法器的设计方案及VHDL程序 Carry Select Adder:16 Bits 进位选择加法器的设计方案及VHDL程序-Ripple Adder : 16-bit full adder, semi-Canada and the ripple
kpredict
- k-step ahead predictions determined by simulation of the ％ one-step ahead neural network predictor. For NNARMAX ％ models the residuals are set to zero when calculating the ％ predictions. The predictions are compar
cla16
- verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input [15:0] A_in // 輸入A input [15:0] B_in // 輸入B input carryin // 第一級進位 C0 -verilog code16-bit carry look-ahead a
lookahead
- implement of carry look ahead adder vith verilog
yuce
- 动态矩阵的预测控制源程序，可以实现预测控制中的模型预测和优化算法。- this pa- per puts forward a control scheme of multi-step-ahead prediction and compensation, which increases control power effectively, and improves dynamic characteristics ofthe sys
cla
- Carry Look ahead adder
Carrylookaheadadder
- carry look ahead adder implented in 3 models of vhdl-carry look ahead adder implented in 3 models of vhdl
32bitcarrylookaheadadder
- 32位超前进位加法器的源代码和testbench-32 bit carry look ahead adder and its testbench
Advanced_Adders
- Advanced topic on adders including: Carry Look Ahead Adder, Binary Parallel Adder/Subtractor, BCD adder circuit, Binary mutiplier circuit.
16bit-CLA
- a 16 bit carry look ahead adder verilog code
CLA
- carry look ahead adder
16bit-CLA
- 16 bit carry look ahead adder verilog code
4_Bit_CLA_4.0.vhd
- 4-Bit Carry Look Ahead adder
adder1
- adder Ripple Carry Adder(RCA) Carry Look-ahead Adder(CLA) Block Ripple Carry Adder(BRCA) Two-Level Carry Look-ahead Adder-Ripple Carry Adder(RCA) Carry Look-ahead Adder(
carry-look-ahead-adder32
- This implements Carry look ahead adder in verilog
64Bit-Look-Ahead-Adder-Verilog-Code-with-Testbenc
- 64Bit Look Ahead Adder Verilog Code with Testbench
Thinking-Ahead
- 关于大数据、数字革命，众包市场方面的书籍。-Thinking Ahead—Essays on Big Data, Digital Revolution, and Participatory Market Society