搜索资源列表
fadd
- 6级流水，verilog实现浮点数的加法，其中浮点数格式符合IEEE754标准
fadd
- 6级流水，verilog实现浮点数的加法，其中浮点数格式符合IEEE754标准-6 water, verilog realize the floating point adder, in which floating-point format in line with the IEEE754 standard
fadd-15373
- 插件程序，The DynObj interface represents an object that can be created and destroyed. It represents an object owned from a single point. Usually the functions doDestroy and doDtor would be implemented like: -The DynObj inter
fadd
- it is verilog code for floating point adder
floatingpoint-calculation
- c语言模拟计算机浮点数计算 1、float stof(char *) //十进制字符串 --> float （如："-1.0" --> 0xFF800000） 2、float fadd(float, float) 3、float fsub(float, float) 4、float fmul(float, float) 5、float fdiv(float, float) 6、void ft
fadd
- Defines, types, and structures for resource descr iptors.
Test_fadd
- Test fadd extends DxTestCase Source Code for Linux v2.13.6.
fadd
- Default rate for the root input clock, reset this with clk_set_rate() the platform code. -Default rate for the root input clock, reset this with clk_set_rate() the platform code.
浮点数运算
- 浮点数的表示与算术运算算法分析，要求理论推导与程序模拟。 算术运算包括字符串到浮点数、浮点数到字符串的转换，加、减、乘、除四则运算等。要有说明文档，包括算法证明、程序框图、使用方法、特殊处理(溢出、数位扩展)、实例分析等等。字符串转换可能稍难。 typedef unsigned int dwrd; #32-bit char* ftoa(dwrd); dwrd atof(char*); dwrd fadd(dwrd, dwrd)