搜索资源列表
Universal_Verification_Methodology
- The universal verification Methodlology is a complete mothodology that codifies the best practices for efficient and exhaustive verification.
Universal_Verification_Methodology_examples
- a practical guide to adopting the universal verification methodology examples The universal verification Methodlology is a complete mothodology that codifies the best practices for efficient and exhaustive verification.
UVM_GetStart
- From OVM to UVM UVM is based on OVM, so from the outset it should be very straightforward to interoperate between OVM and UVM or to convert old OVM code to UVM code. We thought we would test this out by converting our
UVM1.1应用指南及源代码分析_20111211版.pdf
- 该书用来介绍UVM的架构，语法，包含很多示例，适用于初学者(The book used to introduce the UVM architecture, syntax, including many examples, for beginners)
SystemVerilog_by_XiaYuwen
- Classic System Verilog PPT by XiaYuwen
system verilog constraint layering
- SystemVerilog Constraint Layering via Reusable Randomization Policy Classes
crossbar
- 2 master - 2 slave communication crossbar
verilog workshop
- Verilog/SystemVerilog for Design and Synthesis is a comprehensive workshop covering the complete Verilog Hardware Descr iption Language and the synthesizable portions of SystemVerilog, including user-defined types, enume
verilog_best
- Hardware Descr iption Language and the synthesizable portions of SystemVerilog, including user-defined types, enumerated types, structures, and self-verifying decision statements
4458e3968ceabd33b8cb4d11ddf64f231a78b414
- systemverilog toggle count
SystemVerilog_Synopsys
- systemverilog introduction by synopsys
uvm-cookbook-complete-verification-academy
- UVM cookbook from mentors
apb_uart_sv-pulpinov1
- SystemVerilog 写的APB总线接口的uart 代码，带testbench.(Uart code of APB bus interface written by SystemVerilog, with testbench.)
AHB2-master
- AMBA AHB 2.0 VIP in SystemVerilog UVM
AHB5-master
- amba ahb2 协议vip，包括master和slave(AMBA AHB 2.0 VIP in SystemVerilog UVM)