搜索资源列表
deconvgaijin
- 卷积码译码算法改进 实现Conv.(2,1,9)的编码、软判决滑动窗维特比译码，其生成多项式为G0=561(八进制),G1=753(八进制)，调制方式为BPSK，信道为AWGN，比较不同的译码深度对译码器性能的影响-convolutional code decoding algorithm to improve achievement Conv. (2,1,9) of the Code, Soft Decision sliding
Turbo--matlab_3GPP
- 目录结构 ├─WuYuFei ├─WuYufei_matlab ├─cap_turbo ├─mother └─paper constituent_decoder_SemiTh.m constituent_decoder_logmap.m constituent_decoder_max.m constituent_decoder_Th.m 这四个文件是子译码器 interleaver_3G
8888888888888888888888gfh
- 本人把这次课程设计作为培养实践能力的初次练兵，以数字通信中的编码器、译码器及锁存器为核心设计了八路抢答器。-I regard this as a training curriculum design practical ability of the initial training, and digital communications to the encoder, Decoder and latches at the core de
Viterbi
- 三篇关于Viterbi FPGA编译码器的优化设计文档： 1、Viterbi译码器的FPGA设计实现与优化.pdf 2、Viterbi译码器的低功耗设计.pdf 3、基于FPGA的高速并行Viterbi译码器的设计与实现.pdf-3 on the Viterbi FPGA optimization codecs design documents: 1, Viterbi decoder FPGA Design Implemen
rs-code
- 基于PLD的RS码编译码器设计，用VHDL语言编写，编译通过，测试结果正确。-PLD-based encoding and decoding of RS code design, using VHDL language, the compiler is passed, the test results correctly.
viterbi
- 介绍了viterbi译码器的编解码器的设计，包括decoder.v,encoder.v.control.v,ram.v等，压缩 包里面有pdf说明-Introduced a viterbi decoder codec design, including decoder.v, encoder.v.control.v, ram.v and so on, there are pdf compression package descr ipti
_2_1_7_viterbidecoder
- 基于MATLAB的2_1_7_维特比译码器的并行算法实现-MATLAB-based Viterbi decoder 2_1_7_ parallel algorithm
RS
- Reed Solomon码的编译码器MATLAB仿真程序-Reed Solomon code codecs MATLAB simulation program
50vhdl
- 50个VHDL常用的模块，包括计数器，译码器，编码器，锁存器等等,可供参考-50 commonly used VHDL modules, including counters, decoders, encoders, latches, etc., can be used as reference
reed_solomon
- rs的译码器，rs译码是一个比较复杂的过程-rs of the decoder, rs decoding is a more complex process
VB219
- （2，1，9）VB译码器Verilog代码-(2,1,9) VB decoder Verilog code
VHDLjindianshili
- 37个经典的VHDL程序。有比较器、七段译码器、状态机等。-37 classic VHDL procedures. Have comparators, Seven-Segment decoder, such as state machines.
hafuman
- 哈夫曼编码/译码器 1）问题描述 设计一个利用哈夫曼算法的编码，重复地显示并处理以下项目，直到选择退出为止。 2）基本要求 (1)初始化：键盘输入字符集大小n、n个字符和n个权值，建立哈夫曼树； (2)编码：利用建好的哈夫曼树生成哈夫曼编码； (3)输出编码； -Huffman Encoder/Decoder 1) Descr iption of the problem to design an algori
HuffmanTree
- 程序的主要功能是利用哈夫曼编码对数据进行无损压缩，实现Huffman 压缩的编码器和译码器。 -The main functions of the procedure is to use Huffman coding lossless compression of data to achieve Huffman compression encoder and decoder.
tao
- 一份很完美的哈夫曼编码译码器得实习报告。源程序功能有编码，译码，打印哈夫曼树。是数据结构实习课得一个范例。-A very perfect Huffman decoder have internship report. Source function has encoding, decoding, printing Huffman tree. Data structure is an example of a practical less
RS(204_188)decoder
- <Verilog HDL 语言编程》 RS(204,188)译码器的设计-<Verilog HDL language programming RS (204,188) Decoder
LDPC_mcode
- ldpc译码器 目前通信系统中很多标准都在采用ldpc码，所以他很重要-LDPC decoder, many of the current communication system standards in the use of LDPC code, so he is very important
viterbi
- 维特比译码器的asic设计的相关论文-Viterbi Decoder asic design related articles
RS(31-19-6)
- reed-solomon译码器。共有7个文件，分别为译码器的7个模块。-reed-solomon decoder. A total of seven papers, respectively, the decoder module 7.
Verilog
- 很多实用的例程，包括触发器，译码器，多路选择器-A lot of useful routines, including the flip-flop, decoder, MUX