搜索资源列表
syn_fifo
- 基于systemverilog的异步fifo-fifo of design ,system verilog
FIFO
- 异步FIFO国外经典教程,包含两篇重量级文献 -Asynchronous FIFO foreign classic tutorials, including two heavyweight literature
fifo
- 异步FIFO是一种先进先出的电路,使用在需要产时数据接口的部分,用来存储、缓冲在两个异步时钟之间的数据传输。- Asynchronous FIFO is the electric circuit which one kind advanced leaves first, uses when needs to produce data interface s part, uses for to save, the cushion betw
fifo.vhdl
- 异步fifo的vhdl源代码,可实现异步信号的传送-The asynchronous fifo vhdl source code, enabling the transmission of asynchronous signals
FIFO
- 这是关于异步fifo的学习资料,数字系统设计中经常用到fifo模块,了解fifo原理是学会数字系统设计的基础-This is about asynchronous fifo learning materials, digital system design is often used fifo module fifo principle is to learn to understand the basis for the design
fifo_vhdl
- 基于fpga,cpld的异步FIFO的设计 用VHDL语言进行相关的功能模块设计-Based on fpga, cpld design of asynchronous FIFO associated with VHDL design modules
FIFO-verilog
- 本实验完成的是8位异步FIFO的设计,其中写时钟100MHz,读时钟为5MHz,其中RAM的深度为256。当写时钟脉冲上升沿到来时,判断写信号是有效,则写一个八位数据到RAM中;当读时钟脉冲上升沿到来时,判断读信号是有效,则从RAM中把一个八位数据读出来。当RAM中数据写满时产生一个满标志,不能再往RAM再写数据;当RAM中数据读空时产生一个空标志,不能再从RAM读出数据。-In this study, completed the 8-
fifo
- 异步fifo的verilogHDL代码 通过比较读写地址并产生异步空/满标志,再通过把异步空/满标志同步到相应时钟域来实现数据的传递。很好的解决了亚稳态的问题。-code of asynchronous fifo
Flag-of-asynchronous-FIFO
- Quartus平台,VHDL代码编写的带标志位的异步FIFO。-Quartus platform, VHDL code is written with the sign bit of the asynchronous FIFO.
FIFO-verilog
- 两种异步FIFO设计以及源代码(Verilog)-Two asynchronous FIFO design and source code (Verilog)
Asynchronous-FIFO-Design
- 异步FIFO设计,一共包含6个模块,使用的硬件描述语言verilog。-Asynchronous FIFO design,including six modules.HDL language is verilog.
FIFO
- 异步FIFO Verilog源代码,对控制读写地址进行设计,以便写满和读空只产生一个标志,实现对FIFO的缓冲控制-Asynchronous FIFO Verilog source code, designed to control read and write addresses in order to fill and read empty produce only one flag, the FIFO buffer control
fifo
- 异步FIFO源代码,由模块调用自动生成,不包含测试向量。-Asynchronous FIFO source code automatically generated by the module calls, does not contain the testbench.
FIFO
- FPGA内设计同步FIFO和异步FIFO,以及双口RAM的方法,FIFO设计的经验之谈,非常经典。-Synchronous FIFO and asynchronous FIFO, and dual-port RAM within the FPGA design,FIFO design rule of thumb, very classic.
FIFO
- Verilog HDL语言编写异步FIFO-Verilog HDL language, asynchronous FIFO
FIFO
- 异步FIFO设计 FPGA代码 Asynchronous fifo-Asynchronous fifo
FIFO
- 翻译的异步FIFO结构的经典文章,通俗易懂,大师级的人物!-Asynchronous FIFO structure of the translation of the classic article, easy to understand, the masters of the people!
fifo-code
- Verilog代码:同步\异步FIFO。包含格雷码计数器.-Verilog code: syncronous\asyncourous FIFO. containing gray counter.
fifo
- 异步fifo ,verilog 源代码,含工程文件,modosim 下运行-Asynchronous fifo verilog source code containing the project file run modosim
FIFO
- 异步FIFO的设计、综合与仿真方法总结。-Simulation and Synthesis Techniques for Asynchronous FIFO Design