资源列表

« 1 2 ... .71 .72 .73 .74 .75 2276.77 .78 .79 .80 .81 ... 4310 »

[VHDL编程nand_80

说明:本设计是基于FPGA技术的VHDL语言开发的八十路与非门级联,实现延时-There is designed an eighty_nand2 standand logic for delay the time.
<huguoli> 在 2025-06-24 上传 | 大小:366kb | 下载:0

[VHDL编程nandH_10

说明:该设计实现十路而输入与非门产生环路自激振荡-Here is a disign which can make ten nand2 standand logic gate shock by itself
<huguoli> 在 2025-06-24 上传 | 大小:30kb | 下载:0

[VHDL编程period_nios_test

说明:该设计实现周期PERIOD字符串在液晶屏1602上的显示功能-This design can make the lcd1602 show the string of "period"
<huguoli> 在 2025-06-24 上传 | 大小:142kb | 下载:0

[VHDL编程FPGA-Advanced-Application

说明:一本关于FPGA开发的书籍,是FPGA高级应用的经典著作。其中详细地讲述了整个开发流程,整本书以于xilinx作为硬件平台-A book on the FPGA development, advanced applications of the FPGA classic. Which describes in detail the whole development process, the entire book as the hardware platform in xilinx
<hitmic> 在 2025-06-24 上传 | 大小:10.12mb | 下载:0

[VHDL编程Traffic-alternating-procedure

说明:交通灯程序可根据人流量调整红灯和绿灯的时间-Traffic light program can be adjusted according to the flow of people the time the red and green
<张振威> 在 2025-06-24 上传 | 大小:2kb | 下载:0

[VHDL编程bujindianji

说明:
<岚伟> 在 2025-06-24 上传 | 大小:364kb | 下载:0

[VHDL编程clock_smg

说明:自己做的数码管显示的时钟 一个非常简单的FPGA时钟 用累加做的-To do their own digital display clock of the FPGA clock is a very simple to do with the cumulative
<岚伟> 在 2025-06-24 上传 | 大小:165kb | 下载:0

[VHDL编程Axi4

说明:Dynamic routing is desirable because of its substantial improvement in communication bandwidth and intelligent adaptation to faulty links and congested traffic. However, implementation of adaptive routing in a network-on-chip system is not tr
<Paul Stephen> 在 2025-06-24 上传 | 大小:3kb | 下载:0

[VHDL编程Axi_mux

说明:The elements come from the necessity of creating generic modules, in the verification phase, for this widely used protocol. These primitives are presented as a not compiled library written in SystemC where interfaces are the core of the lib
<Paul Stephen> 在 2025-06-24 上传 | 大小:41kb | 下载:0

[VHDL编程cal

说明:运用quartusII vhdl语言做成的计算器-Made use of quartusII vhdl calculator language
<yeung yun> 在 2025-06-24 上传 | 大小:12.4mb | 下载:1

[VHDL编程clock

说明:利用quartusII vhdl做成时钟-Made use of quartusII vhdl clock
<yeung yun> 在 2025-06-24 上传 | 大小:6.53mb | 下载:0

[VHDL编程VHDL

说明:VHDL指导书籍,可以让读者对VHDL有比较深刻的理解和认识-VHDL guide books, allowing readers to VHDL have a deeper understanding and awareness
<姜慈航> 在 2025-06-24 上传 | 大小:157kb | 下载:0
« 1 2 ... .71 .72 .73 .74 .75 2276.77 .78 .79 .80 .81 ... 4310 »

源码中国 www.ymcn.org