资源列表

« 1 2 ... .54 .55 .56 .57 .58 959.60 .61 .62 .63 .64 ... 4310 »

[VHDL编程clock

说明:电子闹钟,实现了基本的计时功能,此外还能设定闹表时间。-Electronic alarm clock to achieve the basic timing functions, in addition to also set the alarm clock time.
<龙一> 在 2025-06-22 上传 | 大小:173kb | 下载:0

[VHDL编程Desktop

说明:四选一多路选择器 modelsim testbench-Select more than one four-way selector modelsim testbench
<> 在 2025-06-22 上传 | 大小:93kb | 下载:0

[VHDL编程counter

说明:此代码是一个小的计数器,主要驱动FPGA开发板上的LED灯的亮灭。-This code is a small counter, the main driver FPGA development board bright LED lights eliminate.
<左朋莎> 在 2025-06-22 上传 | 大小:152kb | 下载:0

[VHDL编程arlut_fifo_interface

说明:fifo控制器,可以加到nios系统下,通过nios进行FIFO的读写,经过本人的项目验证-fifo controller, can be added to the nios system, through the nios to FIFO read and write, after I verified the project
<11> 在 2025-06-22 上传 | 大小:16kb | 下载:0

[VHDL编程arccos

说明:一个求反余弦的cordic算法,整个工程。包括仿真。可以直接打开。-An inverse cosine of the cordic seeking algorithms, the whole project. Including the simulation. Can be directly opened.
<11> 在 2025-06-22 上传 | 大小:589kb | 下载:0

[VHDL编程ISE9.1user_guide

说明:ISE9.1 user guide ISE开发环境使用指南-ISE9.1 user guide
<ariesl> 在 2025-06-22 上传 | 大小:4.11mb | 下载:0

[VHDL编程veriloghdl-tutorial-135-cases

说明:veriloghdl教程135例,包含很多基础代码,可以用于学习,或者扩展为其他应用-veriloghdl tutorial 135 cases, including a lot of infrastructure code that can be used to study, or extended to other applications
<zhanghailong> 在 2025-06-22 上传 | 大小:163kb | 下载:0

[VHDL编程UARTipcore

说明:这是一个关于UART的IP核,用VHDL写的。经过本人的鉴证,非常实用并且写的非常好。-This is one of the IP core on the UART, using VHDL written. After my verification, very practical and very well written.
<11> 在 2025-06-22 上传 | 大小:22kb | 下载:0

[VHDL编程daima

说明:关于《无线通信FPGA设计》的源代码,有matlab和fpga的实现,非常好,特别是对于做信号处理的。-On " Wireless Communications FPGA design" of the source code, there is matlab and fpga implementation, very good, especially for doing signal processing.
<11> 在 2025-06-22 上传 | 大小:205kb | 下载:0

[VHDL编程Leds

说明:Multiple frequency dividers in VHDL, with comments in Spanish. Is a project done with Xilinx ISE application. It divides 50 MHz in 1, 2, 4 and 8 Hz.
<xanflixus> 在 2025-06-22 上传 | 大小:364kb | 下载:0

[VHDL编程TheDesignersGuidetoVHDLVolume3

说明:VHDL, the IEEE standard hardware descr iption language for describing digital electronic systems, has recently been revised. This book has become a standard in the industry for learning the features of VHDL and using it to verify hardware designs. Th
<AWAIS> 在 2025-06-22 上传 | 大小:2.66mb | 下载:0

[VHDL编程VHDL2008JusttheNewStuff

说明:VHDL2008 Just the New Stuff, as its title says, introduces the new features added to the latest revision of the IEEE standard for the VHDL hardware descr iption language. Written by the Chair and Technical Editor of the IEEE working group, the book i
<AWAIS> 在 2025-06-22 上传 | 大小:783kb | 下载:0
« 1 2 ... .54 .55 .56 .57 .58 959.60 .61 .62 .63 .64 ... 4310 »

源码中国 www.ymcn.org