资源列表

« 1 2 ... .73 .74 .75 .76 .77 4178.79 .80 .81 .82 .83 ... 4310 »

[VHDL编程kbclj

说明:可编程逻辑系统的VHDL设计技术,早期经典的VHDL教程,以CYPRESS器件为基础,希望对大家有所帮助!-Programmable Logic VHDL system design technology, early classic VHDL Guide to CYPRESS device based on the hope that all of you to help!
<guolh> 在 2025-06-10 上传 | 大小:11.68mb | 下载:0

[VHDL编程61EDA_D172

说明:SD卡的基本读写操作,结构明了,程序易懂,是SD卡学习的好例程-SD card is the basic read and write operations, structure and clear, understandable procedures, SD card is a good learning routines
<张在> 在 2025-06-10 上传 | 大小:11.69mb | 下载:0

[VHDL编程CONTEST_NIOS

说明:sopc,片上可编程系统调试,实现了读写等操作-sopc, programmable system-on-chip debug, read and write and other operations to achieve
<sam.zhang> 在 2025-06-10 上传 | 大小:11.67mb | 下载:0

[VHDL编程nios_ck

说明:VHDL的小例子,DE2开发板的入门例子,一个基于SOPC的串口的例子。- VHDL example, the entry of the DE2 development board example of a SOPC-based serial port examples.
<zhaochengru> 在 2025-06-10 上传 | 大小:11.68mb | 下载:0

[VHDL编程DE2_115_TV

说明:D2-115TV编码与解码源码 VGA显示-D2-115TV encoding and decoding source VGA display
<LD> 在 2025-06-10 上传 | 大小:11.71mb | 下载:0

[VHDL编程SAR_Send

说明:对altera的RS编解码IP核进行仿真,并且写了编解码的控制模块,用verilog实现,通过仿真,编码和解码功能正确。-test of RS code and RS decode,by using quartus ii9.0 with the IP core
<蔡金平> 在 2025-06-10 上传 | 大小:11.72mb | 下载:0

[VHDL编程driver8

说明:最近调试成功的AD9928初始化电路,连接CCD即可得到图像,奉献给大家-Recent successful commissioning of the AD9928 initialization circuit connected to the CCD can be obtained by image, dedicated to you
<冷先生> 在 2025-06-10 上传 | 大小:11.73mb | 下载:0

[VHDL编程VHDL-design-technique

说明:可编程逻辑器件(plc)VHDL设计教程-Programmable logic devices (plc) VHDL Design Tutorial
<Mir Huang> 在 2025-06-10 上传 | 大小:11.67mb | 下载:0

[VHDL编程NIOS_DIG

说明:基于FPGA软核系统,通过nios编程使开发板数码管定时计数-FPGA-based soft-core systems through programmed to nios development board digital timer count
<yanhuazhen> 在 2025-06-10 上传 | 大小:11.68mb | 下载:0

[VHDL编程lena

说明:lena v1.0开发板的源代码,实现了对lena FPGA开发板各个部件的调用,直接在此源码上修改即可实现不同的功能-lena v1.0 development board source code, a call to the various components lena FPGA development board, in this modified source code directly to different functions
<邢晓天> 在 2025-06-10 上传 | 大小:11.68mb | 下载:0

[VHDL编程Vhdl_testbench

说明:vhdl 的testbench编写教程,英文ppt以及源码工程-Write tutorials, as well as English ppt Source of engineering vhdl testbench
<吴欢欢> 在 2025-06-10 上传 | 大小:11.68mb | 下载:0

[VHDL编程Quick to verilog

说明:1. It assumes knowledge of Python 3 and of concepts such as functions, classes, protocols, Abstract Base Classes, decorators, iterables, collection types (such as List and Tuple) etc. 2. However, the book assumes very little knowledge or experienc
<kaankr00> 在 2021-12-23 上传 | 大小:11.69mb | 下载:0
« 1 2 ... .73 .74 .75 .76 .77 4178.79 .80 .81 .82 .83 ... 4310 »

源码中国 www.ymcn.org