资源列表

« 1 2 ... .61 .62 .63 .64 .65 866.67 .68 .69 .70 .71 ... 4310 »

[VHDL编程DigitalFM

说明:用VHDL编写的一个全数字FM调谐接收机的源代码和详细资料,原文是英文,已经翻译成中文。 -One using VHDL digital FM tuner receiver source code and detailed information, the original is in English, has been translated into Chinese.
<xuegamgma> 在 2025-06-22 上传 | 大小:1.39mb | 下载:0

[VHDL编程key

说明:用VHDL编写的一个按键检测的例子,采用了防抖,每按一下按键,输出一个按键脉冲。-Examples of VHDL prepared by the detection of a button, using the image stabilization, each key is pressed, the output pulse of a button.
<xuegamgma> 在 2025-06-22 上传 | 大小:206kb | 下载:0

[VHDL编程fir_test01

说明:在quartus ii 环境下,用VHDL语言编写的基于ALTERA 的IP核的FIR低通滤波器。 -In quartus ii environment, using VHDL language ALTERA FIR IP core based on the low-pass filter.
<xuegamgma> 在 2025-06-22 上传 | 大小:1.44mb | 下载:0

[VHDL编程Cepin

说明:使用FPGA编程器件,实现实时测频功能,语言简单-Frequency measurement
<Mr Wang> 在 2025-06-22 上传 | 大小:5.82mb | 下载:0

[VHDL编程fec_encoder

说明:This module Implements the Forward Error Correction Encoder
<ashwanth> 在 2025-06-22 上传 | 大小:2kb | 下载:0

[VHDL编程carry-look-ahead-adder32

说明:This implements Carry look ahead adder in verilog
<ashwanth> 在 2025-06-22 上传 | 大小:1kb | 下载:0

[VHDL编程wallace_tree_multiplier

说明:this implements wallace tree multiplier in verilog
<ashwanth> 在 2025-06-22 上传 | 大小:3kb | 下载:0

[VHDL编程New-folder

说明:i have attached area efficient and low power carry select adder and with code
<bhuvaneshwari> 在 2025-06-22 上传 | 大小:197kb | 下载:0

[VHDL编程image-new

说明:this coding is very effectively used for the image compression technique in vhdl
<bhuvaneshwari> 在 2025-06-22 上传 | 大小:608kb | 下载:0

[VHDL编程Verilog-Accumulator

说明:the folder contains two files written by Verilog HDL. the first one is an implementation of an accumulator that takes serial data as an input, and its output will be an accumulated sum of each consecutive four input samples. the second file is a te
<sawsan> 在 2025-06-22 上传 | 大小:1kb | 下载:0

[VHDL编程booth_mul

说明:Booth multiplier used for multiplication of 2 s complement numbers in digital design by using booth multiplier we can reduce the partial products by encoding bits in the multiplier and perform the operation according to the encoded results on multipl
<abhinay> 在 2025-06-22 上传 | 大小:1kb | 下载:0

[VHDL编程Crack_QII_13.1_Windows

说明:quartus 13.1 的破解文件 最新版本的破解文件-quartus 13.1 crack file latest version of the crack file
<沧海> 在 2025-06-22 上传 | 大小:27kb | 下载:0
« 1 2 ... .61 .62 .63 .64 .65 866.67 .68 .69 .70 .71 ... 4310 »

源码中国 www.ymcn.org