文件名称:FPGA_VHDL_code
介绍说明－－下载内容均来自于网络，请自行研究使用
FPGA学习非常珍贵的资料，包括USB、UART、I2C、Ethernet、VGA、CAN等总线的VHDL实现，可以直接应用于实际项目中。需要的请下载。
-FPGA to learn very valuable information, including USB, UART, I2C, Ethernet, VGA, CAN bus, such as VHDL to achieve, can be directly applied to actual projects. Need to download.
-FPGA to learn very valuable information, including USB, UART, I2C, Ethernet, VGA, CAN bus, such as VHDL to achieve, can be directly applied to actual projects. Need to download.
(系统自动生成,下载前可以参看下载内容)
下载文件列表
FPGA数字电子系统设计与开发实例导航1
...................................\FPGA数字电子系统设计与开发实例导航
...................................\..................................\Chapter10 Sample
...................................\..................................\................\eth_clockgen.v
...................................\..................................\................\eth_cop.v
...................................\..................................\................\eth_crc.v
...................................\..................................\................\eth_defines.v
...................................\..................................\................\eth_fifo.v
...................................\..................................\................\eth_host.v
...................................\..................................\................\eth_maccontrol.v
...................................\..................................\................\eth_macstatus.v
...................................\..................................\................\eth_memory.v
...................................\..................................\................\eth_miim.v
...................................\..................................\................\eth_outputcontrol.v
...................................\..................................\................\eth_phy.v
...................................\..................................\................\eth_phy_defines.v
...................................\..................................\................\eth_random.v
...................................\..................................\................\eth_receivecontrol.v
...................................\..................................\................\eth_register.v
...................................\..................................\................\eth_registers.v
...................................\..................................\................\eth_rxaddrcheck.v
...................................\..................................\................\eth_rxcounters.v
...................................\..................................\................\eth_rxethmac.v
...................................\..................................\................\eth_rxstatem.v
...................................\..................................\................\eth_shiftreg.v
...................................\..................................\................\eth_spram_256x32.v
...................................\..................................\................\eth_top.v
...................................\..................................\................\eth_transmitcontrol.v
...................................\..................................\................\eth_txcounters.v
...................................\..................................\................\eth_txethmac.v
...................................\..................................\................\eth_txstatem.v
...................................\..................................\................\eth_wishbone.v
...................................\..................................\................\tb_cop.v
...................................\..................................\................\tb_ethernet.v
...................................\..................................\................\tb_ethernet_with_cop.v
...................................\..................................\................\tb_eth_defines.v
...................................\..................................\................\tb_eth_top.v
...................................\..................................\................\timescale.v
...................................\..................................\................\wb_bus_mon.v
...................................\..................................\................\wb_master32.v
...................................\..................................\................\wb_maste
...................................\FPGA数字电子系统设计与开发实例导航
...................................\..................................\Chapter10 Sample
...................................\..................................\................\eth_clockgen.v
...................................\..................................\................\eth_cop.v
...................................\..................................\................\eth_crc.v
...................................\..................................\................\eth_defines.v
...................................\..................................\................\eth_fifo.v
...................................\..................................\................\eth_host.v
...................................\..................................\................\eth_maccontrol.v
...................................\..................................\................\eth_macstatus.v
...................................\..................................\................\eth_memory.v
...................................\..................................\................\eth_miim.v
...................................\..................................\................\eth_outputcontrol.v
...................................\..................................\................\eth_phy.v
...................................\..................................\................\eth_phy_defines.v
...................................\..................................\................\eth_random.v
...................................\..................................\................\eth_receivecontrol.v
...................................\..................................\................\eth_register.v
...................................\..................................\................\eth_registers.v
...................................\..................................\................\eth_rxaddrcheck.v
...................................\..................................\................\eth_rxcounters.v
...................................\..................................\................\eth_rxethmac.v
...................................\..................................\................\eth_rxstatem.v
...................................\..................................\................\eth_shiftreg.v
...................................\..................................\................\eth_spram_256x32.v
...................................\..................................\................\eth_top.v
...................................\..................................\................\eth_transmitcontrol.v
...................................\..................................\................\eth_txcounters.v
...................................\..................................\................\eth_txethmac.v
...................................\..................................\................\eth_txstatem.v
...................................\..................................\................\eth_wishbone.v
...................................\..................................\................\tb_cop.v
...................................\..................................\................\tb_ethernet.v
...................................\..................................\................\tb_ethernet_with_cop.v
...................................\..................................\................\tb_eth_defines.v
...................................\..................................\................\tb_eth_top.v
...................................\..................................\................\timescale.v
...................................\..................................\................\wb_bus_mon.v
...................................\..................................\................\wb_master32.v
...................................\..................................\................\wb_maste