文件名称:microprocessor
介绍说明－－下载内容均来自于网络，请自行研究使用
一个微处理器的Verilog代码，根据英文书籍《数字设计与架构》中的例子而写，能够运行MIPS指令，能正确执行跳转指令。通过modelsim仿真，含测试代码。-Verilog code for a microprocessor, according to the English book " Digital Design and Architecture" was written in the example, to run MIPS instructions to jump correctly. By modelsim simulation, with test code.
相关搜索： microprocessor
verilog
VHDL
MIPS
mips
verilog
modelsim
mips
verilog
microprocess
mips
verilog
simulation
verilog
VHDL
MIPS
mips
verilog
modelsim
mips
verilog
microprocess
mips
verilog
simulation
(系统自动生成,下载前可以参看下载内容)
下载文件列表
microprocessor\adder.v
..............\alu.v
..............\controller.v
..............\datapath.v
..............\datapath.v.bak
..............\datapath1.v
..............\dmem.v
..............\equal.v
..............\flop.v
..............\flop2.v
..............\flopr.v
..............\flopr1.v
..............\flopr3.v
..............\flopr4.v
..............\hazardunit.v
..............\hewenjuan.cr.mti
..............\hewenjuan.mpf
..............\imem.v
..............\memfile.dat
..............\microprocessortest.cr.mti
..............\microprocessortest.mpf
..............\mips.v
..............\mips.v.bak
..............\mux2.v
..............\mux3.v
..............\mux3.v.bak
..............\regfile.v
..............\signext.v
..............\sl2.v
..............\testbench.v
..............\testbench.v.bak
..............\test_flop.v
..............\tes_hazardunit.v
..............\top.v
..............\top.v.bak
..............\transcript
..............\vsim.wlf
..............\work\memfile.dat
..............\....\_info
..............\....\top\verilog.asm
..............\....\...\_primary.dat
..............\....\...\_primary.vhd
..............\....\.est_hazardunit\verilog.asm
..............\....\...............\_primary.dat
..............\....\...............\_primary.vhd
..............\....\.....flop\verilog.asm
..............\....\.........\_primary.dat
..............\....\.........\_primary.vhd
..............\....\....bench\verilog.asm
..............\....\.........\_primary.dat
..............\....\.........\_primary.vhd
..............\....\sl2\verilog.asm
..............\....\...\_primary.dat
..............\....\...\_primary.vhd
..............\....\.ignext\verilog.asm
..............\....\.......\_primary.dat
..............\....\.......\_primary.vhd
..............\....\regfile\verilog.asm
..............\....\.......\_primary.dat
..............\....\.......\_primary.vhd
..............\....\mux3\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\...2\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\.ips\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\.aindec\verilog.asm
..............\....\.......\_primary.dat
..............\....\.......\_primary.vhd
..............\....\imem\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\hazardunit\verilog.asm
..............\....\..........\_primary.dat
..............\....\..........\_primary.vhd
..............\....\flopr4\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....3\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....2\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....1\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....\verilog.asm
..............\....\.....\_primary.dat
..............\....\.....\_primary.vhd
..............\....\....\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\equal\verilog.asm
..............\....\.....\_primary.dat
..............\....\.....\_primary.vhd
..............\....\dmem\verilog.asm
..............\alu.v
..............\controller.v
..............\datapath.v
..............\datapath.v.bak
..............\datapath1.v
..............\dmem.v
..............\equal.v
..............\flop.v
..............\flop2.v
..............\flopr.v
..............\flopr1.v
..............\flopr3.v
..............\flopr4.v
..............\hazardunit.v
..............\hewenjuan.cr.mti
..............\hewenjuan.mpf
..............\imem.v
..............\memfile.dat
..............\microprocessortest.cr.mti
..............\microprocessortest.mpf
..............\mips.v
..............\mips.v.bak
..............\mux2.v
..............\mux3.v
..............\mux3.v.bak
..............\regfile.v
..............\signext.v
..............\sl2.v
..............\testbench.v
..............\testbench.v.bak
..............\test_flop.v
..............\tes_hazardunit.v
..............\top.v
..............\top.v.bak
..............\transcript
..............\vsim.wlf
..............\work\memfile.dat
..............\....\_info
..............\....\top\verilog.asm
..............\....\...\_primary.dat
..............\....\...\_primary.vhd
..............\....\.est_hazardunit\verilog.asm
..............\....\...............\_primary.dat
..............\....\...............\_primary.vhd
..............\....\.....flop\verilog.asm
..............\....\.........\_primary.dat
..............\....\.........\_primary.vhd
..............\....\....bench\verilog.asm
..............\....\.........\_primary.dat
..............\....\.........\_primary.vhd
..............\....\sl2\verilog.asm
..............\....\...\_primary.dat
..............\....\...\_primary.vhd
..............\....\.ignext\verilog.asm
..............\....\.......\_primary.dat
..............\....\.......\_primary.vhd
..............\....\regfile\verilog.asm
..............\....\.......\_primary.dat
..............\....\.......\_primary.vhd
..............\....\mux3\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\...2\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\.ips\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\.aindec\verilog.asm
..............\....\.......\_primary.dat
..............\....\.......\_primary.vhd
..............\....\imem\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\hazardunit\verilog.asm
..............\....\..........\_primary.dat
..............\....\..........\_primary.vhd
..............\....\flopr4\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....3\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....2\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....1\verilog.asm
..............\....\......\_primary.dat
..............\....\......\_primary.vhd
..............\....\.....\verilog.asm
..............\....\.....\_primary.dat
..............\....\.....\_primary.vhd
..............\....\....\verilog.asm
..............\....\....\_primary.dat
..............\....\....\_primary.vhd
..............\....\equal\verilog.asm
..............\....\.....\_primary.dat
..............\....\.....\_primary.vhd
..............\....\dmem\verilog.asm