搜索资源列表
mul6
- 用vhdl语言设计CPU中的一部分:乘法器的设计,包括多种乘法器的设计方法!内容为英文-design using VHDL language part of the CPU : multiplier design, Multiplier including multiple design! As for the English
BoothMultiplier
- -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- this des
lpm_mul
- 8*8的乘法器verilog源代码,经过编译仿真的,绝对真确,对初学者很有帮助-8* 8 Multiplier verilog source code, compiled simulation, absolute authenticity, helpful for beginners
mult8x8
- 一个用VerilogHDL语言编写的8X8的乘法器-a Verilog HDL language used in the preparation of the multiplier 8X8
verilog_multiplier
- verilog实现16*16位乘法器,带测试文件-verilog achieve 16* 16 multiplier, with test documents
multi4
- fulladder.vhd 一位全加器 adder.vhd 四位全加器 multi4.vhd 四位并行乘法器-fulladder.vhd a full adder adder.vhd four full adder mult i4.vhd four parallel multiplier
32×32
- 32×32乘法器的一种设计.pdf32×32乘法器的一种设计.pdf-32 × 32 multiplier of a design. Pdf32 × 32 multiplier of a design. Pdf
verilog.HDL.examples
- 许多非常有用的 Verilog 实例: ADC, FIFO, ADDER, MULTIPLIER 等-many very useful Verilog examples : ADC, FIFO, ADDER, MULTIPLIER etc.
booth
- -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k-bit Booth multiplier. -- the design makes use of the new shift operators available in the VHDL-93 std -- t
Booth_mutipler
- 布思基四乘法器实现,很好用,快来看,希望对大家有所帮助.-Busaiji four multiplier, useful, Come see, we want to help.
PHR
- Lagrange乘子法 用于解约束最优化问题 -Lagrange multiplier method for the solution of unconstrained optimization problem
GFEMultiplierTaps
- 用于生成GF(2^m)有限域中乘法器的Verilog HDL源文件的C程序-Used to generate GF (2 ^ m) limited domain Multiplier Verilog HDL source file of C program
multiple
- 介绍了几种常用的乘法器的设计,carry_save_mult,ripple_carry_mult等,压缩包中包含结构流程图,用verilogHDL语言,采用modelsim仿真验证-This paper introduces some commonly used multiplier design, carry_save_mult, ripple_carry_mult such as, compressed package that c
64
- 64位乘法器,超前进位的,大家看看,通过仿真的,verilog的-64-bit multiplier, bit-ahead, let us look at the adoption of simulation, verilog of
bmul32
- 用VHDL写的一个32位并行乘法器的源代码,已经过验证,可以直接使用-Use VHDL to write a 32-bit parallel multiplier source code, has already been verified, you can directly use
bmul32_test
- 32位并行乘法器的测试文件,已经经过验证,可以直接使用-32-bit parallel multiplier test paper has been verified, you can directly use
32bits_float_muliplier
- 32位浮点乘法器的设计,讲的挺好的,供参考啊-32-bit floating-point multiplier design, speak very good, and for reference ah
cf_fp_mul
- 浮点型的乘法器,采用VHDL语言描述浮点型的乘法器,文中包含测试文件-Floating-point type multiplier using VHDL language to describe the type floating-point multiplier, the text included in the test document
8bit_multi_pipeline
- 8 bit multiplier with pipeline design, mainly for studying and learning purpose
float_mul
- booth 乘法器 不同于传统的算法实现-booth multiplier is different from the traditional algorithm