资源列表

« 1 2 ... .61 .62 .63 .64 .65 2166.67 .68 .69 .70 .71 ... 4310 »

[VHDL编程DDRPSDRAM-of-FPGA

说明:包含详细的VHDL源代码 代码可经过修改直接应用在您的设计中,-The VHDL source code contains detailed code can be modified directly used in your design,
<ttfeng> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程states

说明:红绿灯程序,通过状态机,实现东西主干道,南北辅干道的十字路红绿灯控制。-Traffic light program, through the state machine to achieve the things the main road, secondary roads north-south traffic light controlled crossroads.
<木易> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程led

说明:流水灯的VHDL程序 晶振6MHZ,里面包含分频部分与3线八线译码器-LED FLOWS
<叶小玲> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程adc0809ctrl

说明:用fpga芯片使用vhdl语言对AD转换芯片ADC0809进行控制-Using the fpga chip use language of VHDL AD transform chip ADC0809 control
<avir> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程iis_intf

说明:一个简单的IIS接口代码,VERILOG语言,支持8/16bit数据传输,仅供学习-Smallest IIS interface code, verilog HDL language
<john> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程AssignmentP4

说明:Assignment 4: 1. Analyze and simulate the following code lists (code1 and code 2) with the same input signals shown below by presenting POW and OL. If the data type of “a, b, c, d, u, v, w, x, y, z” is declared as std_logic, what will the simulatio
<魏攸> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程assignmentP2

说明:1. Access the relevant reference books or technical data books and give accurate definitions for the following timing parameters: (1) propagation time tPD, (2) transition time tTD, (3) setup time tSU, (4) hold time tHD, and (5) clock-to
<魏攸> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程stepper_motor

说明:control stepper motor by fpga card with vhdl program
<voltaire> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程vhdl

说明:vhdl程序集锦,适合一些学quartus的初级人员学习了解-vhdl program highlights for some of the school' s junior staff learn about quartus
<张杨> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程cnt60

说明:60秒加一计数器,实现0到59秒计时。可以参照此例编写一个FPGA时钟,代码用VHDL编写。开发环境为quertues ii9.1.-60 seconds with a counter, to achieve 0 to 59 seconds. Can refer to this case to write a FPGA clock, the code written in VHDL. Development environment for quertues ii9.1.
<Ronge> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程Experiment03

说明:verilog语言编写的程序,实现通过按键控制LED灯的闪烁,通过学习本程序,可以轻松掌握verilog语言的基本语法,了解按键和LED灯的控制原理-verilog language program to achieve flashing LED lights controlled by buttons, by learning this program, you can easily master the basic syntax of verilog language, understand
<无影> 在 2025-06-09 上传 | 大小:168kb | 下载:0

[VHDL编程fpga

说明:FPGA代码,包含地址译码模块、16位锁存器、AD片选、死区及滤除窄脉冲、过流和短路保护、解除脉冲封锁模块、PWM模块、PWM选择 -FPGA code, including the address decoder module 16 latches, AD chip select, filter out the dead and narrow pulse, overcurrent and short circuit protection, lifting the blockade puls
<qiqi> 在 2025-06-09 上传 | 大小:168kb | 下载:0
« 1 2 ... .61 .62 .63 .64 .65 2166.67 .68 .69 .70 .71 ... 4310 »

源码中国 www.ymcn.org