文件名称:RISC-CPU
介绍说明－－下载内容均来自于网络，请自行研究使用
精简指令集RISC-CPU 可以实现阶乘运算 verilog代码编写 含有测试平台-Reduced instruction set RISC-CPU test platform can implement written in the factorial operator verilog code contains
(系统自动生成,下载前可以参看下载内容)
下载文件列表
RISC-CPU\.nclaunch.dd
........\.nclaunch.dd.bak
........\.simvision\dbrowser-bookmarks
........\..........\schematic-bookmarks
........\..........\source-bookmarks
........\accum.v
........\addr.v
........\alu_out.ddc
........\alu_out.v
........\cds.lib
........\choose.v
........\clkgen.v
........\command.log
........\counter.v
........\cpu.txt
........\cpu.v
........\datactl.v
........\data_choose.v
........\default.svf
........\filenames.log
........\hdl.var
........\INCA_libs\worklib\.cdsvmod
........\.........\.......\.inca.db.179.lnx86
........\.........\.......\inca.lnx86.179.pak
........\machine.v
........\ncelab.log
........\nclaunch.key
........\ncsim.key
........\ncsim.log
........\ncvlog.log
........\ram.v
........\register.v
........\RSUC.v
........\tb.v
........\typical.db
........\umc18\.cdsvmod
........\.....\.inca.db.179.lnx86
........\.....\inca.lnx86.179.pak
........\umc18.sdb
........\umc18.v
........\waves.shm\waves-1.trn
........\.........\waves-10.trn
........\.........\waves-11.trn
........\.........\waves-12.trn
........\.........\waves-13.trn
........\.........\waves-2.trn
........\.........\waves-3.trn
........\.........\waves-4.trn
........\.........\waves-5.trn
........\.........\waves-6.trn
........\.........\waves-7.trn
........\.........\waves-8.trn
........\.........\waves-9.trn
........\.........\waves.dsn
........\.........\waves.trn
........\INCA_libs\worklib
........\.simvision
........\INCA_libs
........\umc18
........\waves.shm
RISC-CPU