搜索资源列表
D触发器的设计
- D触发器的设计 主要用在时序电路中。 所用语言为Verilog HDL.-D flip-flop with the main design of the timing circuit. The language used for Verilog HDL.
用一位全加器组成四位全加器
- 用一位全加器组成四位全加器. 所用语言是Verilog HDL. 主要用在加法器的设计中。-All-Canadian with a composed four-adder. The language used is the Verilog HDL. In addition main The design.
指令译码电路的设计
- 指令译码电路的设计。 主要用在数字电路的设计中。 所用语言为Verilog HDL.-instruction decoder circuit design. Mainly used in digital circuit design. The language used for Verilog HDL.
crc_verilog_xilinx
- CRC校验码,用于对数据流进行crc校验。 主要有CRC_16,CRC_8,CRC_32校验。 所用语言为Verilog HDL.-CRC code for the data flow crc check. Main CRC_16, CRC_8, CRC_32 check. The language used for Verilog HDL.
ADD_SUB
- 11,13,16位超前进位加法器的Verilog HDL源代码。-11,13,16-CLA for the Verilog HDL source code.
tbcpu8bit2
- 极小的CPU的VHDL源代码,仅需要占用32个宏单元的CPLD。除了VHDL源代码还包括了汇编器的C源代码-minimal CPU VHDL source code, only occupy 32 macrocell CPLD. Apart from VHDL source code also includes a compilation of C source code
vhdl实例-完整微处理器系统模型
- vhdl实例-完整微处理器(cpu)系统模型 -VHDL-integrity microprocessor (CPU) system model
RISC
- hrisc cpu,为何只有vhdl选择呢?大家都用verilog的啊-hrisc cpu why only VHDL choice? We all use the Verilog ah
fpgasong
- 以verilog HDL 语言编写的一首歌曲,可供初学者借鉴-to Verilog HDL language of a song, draw for beginners
calendar_clock
- 用verlog HDL写的电子日历,可以显示年,月,日和时间,具有闹铃的功能-using HDL to write electronic calendar, it shows the year, month, day and time, with alarm function
cardPhone
- 卡式计费电话电路,用verilogHDL编写,主要完成模拟真实电话的功能-card billing telephone circuits, verilogHDL prepared with the major simulate the real phone function
ddfs
- 我自己用vhdl实现编的dds,能实现正弦波,方波,三角波。-my own use VHDL to achieve series dds, able sine, square, triangle wave.
serial_communication
- 串口操作源代码,本代码采用veilog hdl语言编写,并经过本人多次验证。-source code, the code used veilog HDL language, and after I repeatedly verified.
liang_zhu_music_player
- 用Verilog HDL 语言编写的播放梁祝的程序-with Verilog HDL language broadcast of the proceedings Butterfly Lovers
16_risc_cpu
- 一个支持精简指令的16位的risc cpu,可综合-a directive to support the streamlining of the 16 RISC CPU can be integrated
addsub_core_
- hdl的8051核,不知道好不好用大家试试吧。xilinx公司的核-HDL 8051 nuclear, we know that is really useful to try it. Xilinx's nuclear
8051VHDL
- 一个C8051 内核的VHDL程序源代码-C8051 core of a VHDL source code
VerilogHDL_forBegineer
- Verilog 语言综合实践入门, 适合初学者 很好的-Verilog language portal integrated practice, good for beginners
jaguar2s
- 8-1024可变点数FFT/IFFT变换,VHDL语言设计, 仿真通过,可以很容易综合.-8-1024 points FFT/IFFT transform, VHDL design, simulation, can easily integrated.
PCI_target
- VHDL编写的PCI代码,PCI2.2兼容,Xillinx Virtex与Spantan II 优化,33M主频,32位宽度,全目标功能等.-prepared by the PCI VHDL code, PCI2.2 compatible Xillinx Virtex II and Spantan optimized route speed, 32-bit width, the whole objective functions.