搜索资源列表
magnitude
- Verilog HDL: Magnitude For a vector (a,b), the magnitude representation is the following: A common approach to implementing these arithmetic functions is to use the Coordinate Rotation Digital Computer (CORDIC
ModelProjects
- 实现了图像处理的Verilog级,包含有七个主要 文件-image processing to achieve the level of Verilog, contains seven key documents
DCTofJPEG
- 用verilog代码写的JPEG压缩核心模块DCT变换之蝶形单元算法-verilog code written using JPEG compression core module DCT's butterfly modules algorithm
shzzh
- 这是在FPGA上实现的数字钟功能,用VERILOG语言编程,已功过编译,仿真验证-This is the FPGA to achieve the digital clock function with verilog programming language, compiler has merits and demerits. Simulation
RiscCpu
- 用verilog编写的risc mcu -verilog prepared with the risc mcu
modulewdt
- 用verilog语言编写的看门狗模块modulewdt-verilog language with the watchdog module modulewdt
arban
- 这是一个用verilog实现的除法器代码。-This is a realization of the use verilog divider code.
DDS+51
- 本程序功能: DDS文件夹内的程序,完成直接数字频率合成功能,有正弦,三角,方波三种波形,并能扫频. 可通过键盘操作设置频率参数和选择波形种类和控制运行. 由两部分组成,"C"文件夹内,是用于在 51 单片机上运行的 C语言程序, "Verilog"文件夹内,是用Verilog语言编写的 FPGA 程序.-this program functions : DDS folder procedures, complete
fir2
- Verilog 编写的fir滤波器,可以实现fir滤波器的功能-Verilog prepared by the fir filter can achieve fir filter function
very-good-ok-ref-ddr-sdram-verilog
- Sdr SDRAM控制器参考设计,很好的-Sdr SDRAM controller reference design, very good
Song_FPGA
- 这是一个FPGA的实验源码,可以实现对一段音乐的播放。用Verilog语言编写的,对初学者会有一定的帮助。-This is a source of FPGA can be achieved on a music player. Verilog language used, for beginners will be of some help.
VGAverilog
- VGA的控制方法的verilog代码,还不错!-VGA control of verilog code, quite good!
riscmcu
- 精简CPU设计,需要的可以下来看看,是VERILOG语言写的-streamlined CPU design, the need to be down look at the language is written in verilog
verilog_cpu
- 一个小单片机的verilog源代码, 包含说明文档-a small SCM verilog source code contains documentation
syn_fifo
- 同步FIFO的verilog编码 -synchronous FIFO verilog coding synchronous FIFO verilog Synchronous Code FI FOR the verilog coding synchronous FIFO verilog coding
fifo_ver_131
- fifo verilog hdl 源程序-fifo verilog hdl source
03034
- verilog中的一个不用状态机和决断函数就可以实现多重函数赋值的例子,希望对你用帮助。-verilog of a state machine and no decisive function could achieve multiple functions assigned to the case, you want to help.
VCDwtHDLV
- < 大型RISC处理器设计--用描述语言Verilog设计VLSI芯片>>光盘-<Large RISC processor design- Verilog design language used to describe VLSI chip>> CD-ROM
memoryuse
- Verilog HDL语言在FPGA实现中的存储器的使用详细说明-Verilog HDL language in the FPGA memory of the use of detailed
vtopgen
- 【原创】生成各个子模块verilog文件的顶层文件,自动完成模块的互连。减少冗余的繁琐的劳动。提高工作效率。-[original] generation sub-module of the top verilog paper documents, automatically complete module interconnection. Reduce the tedious redundancy of labor. Raise wor