资源列表
[VHDL编程] 38018066-VHDL
说明：INTRODUCTION § The VHSIC Hardware Descr iption Language (VHDL) is an industry standard language used to describe hardware from the abstract to concrete level. § The language not only defines the syntax but also defines very clear simulation<phitoan> 在 2025-06-18 上传 | 大小：125kb | 下载：0
[VHDL编程] 50973937-VHDL-Report
说明：Introduction This report is organized as following.First, it is divided into chapter 2 to chapter 12. Within each chapter, VHDL code is presented at the beginning of each problem. Then, simulation results for these codes is also included. For s<phitoan> 在 2025-06-18 上传 | 大小：993kb | 下载：0
[VHDL编程] 34105908-Multipliers-Using-Vhdl
说明：ABSTRACT: Low power consumption and smaller area are some of the most important criteria for the fabrication of DSP systems and high performance systems. Optimizing the speed and area of the multiplier is a major design issue. However, area and<phitoan> 在 2025-06-18 上传 | 大小：371kb | 下载：0
[VHDL编程] 38504873-pll
说明：Introduction In 2004 Octavian Florescu created the UW ASIC group. At that time, the analog subgroup of the UW ASIC group was involved in the design of a PLL. The topology of that PLL, which is now referred to as Phase Locked Loop Version 1, i<phitoan> 在 2025-06-18 上传 | 大小：358kb | 下载：0
[VHDL编程] 40716003-VHDL
说明：What is VHDL? • VHDL stands for VHSIC Hardware Descr iption Language. • VHSIC is an abbreviation for Very High Speed Integrated Circuit, a project sponsered by the US Government and Air Force begun in 1980 to advance techniques<phitoan> 在 2025-06-18 上传 | 大小：86kb | 下载：0
[VHDL编程] 44317447-Vhdl-Sim-Syn
说明：This document is meant to be an introduction to VHDL both as a simulation language and an input language for automatic logic synthesis. It is based on material originally prepared for the ASIC Design Laboratory taught at the University of Twente<phitoan> 在 2025-06-18 上传 | 大小：107kb | 下载：0
[VHDL编程] open_cores_VGAcore
说明：老外写的基于wishbone总线协议的VGA核控制器,Verilog版本适合于初学者学习VGA核控制器的原理以及总线协议的把握-Written by foreigners wishbone bus protocol based on the nuclear VGA controller, Verilog version is suitable for beginners to learn the principles of the controller and the VGA core gras<张昕> 在 2025-06-18 上传 | 大小：2.05mb | 下载：0
[VHDL编程] MIT[1].Press_.Circuit.Design.with.VHDL._2004_.TLF
说明：This verilog vending machine code. We can eat beverage and soda with only $1.25-This is verilog vending machine code. We can eat beverage and soda with only $1.25<Psycho> 在 2025-06-18 上传 | 大小：4.82mb | 下载：0