资源列表
[VHDL编程] HALF-ADDER-VHDL
说明:用硬件描述语言编写的8位全加器代码,很实用通过对代码的编译和波形检测显示出此设计也是完全符合要求的,并且和设计的电路图一样,也达到相同的效果。-Using hardware descr iption language preparation 8 bits QuanJia implement code, is very practical through the code compiler and waveform test shows the design is fully meet the r<王浩彬> 在 2025-06-18 上传 | 大小:1kb | 下载:0
[VHDL编程] ASI_IN1_and_ASI_OUT1
说明:这是对于从卫星接收下来的TS流,有两路流,对其选择,其中包括同步模块,PCR校正模块,码率调整模块-This is received from the satellite down for the TS stream, there are two streams of their choice, including the synchronization module, PCR correction module, rate adjustment module<庄敏敏> 在 2025-06-18 上传 | 大小:2.31mb | 下载:0
[VHDL编程] implementation-of-srrc-filter
说明:这是基于国标DMB_TH中发端升余弦滚降滤波器中FPGA实现,包括滤波器的理论,DA算法和多相分布算法-This is based on GB DMB_TH the originator Raised Cosine Filter in FPGA, including the filter theory, DA algorithm and multi-phase distribution algorithm<庄敏敏> 在 2025-06-18 上传 | 大小:1.32mb | 下载:0