搜索资源列表
DDRSDRAM
- DDR SDRAM的veilog hdl程序,经过验证 效果不错-DDR SDRAM' s veilog hdl procedures, good results verified
verilog_HDL_examples
- 本书介绍了大量verilog HDL程序设计的实例,对于verilog语言学习者和从事相关工作的工程师来说,都有一定的学习和参考价值。-The book introduced the verilog HDL programming a large number of examples, the verilog language learners and engineers engaged in related work both in
IOcontrol
- 输入输出控制的状态机,verilog HDL源码-Input and output control state machine, verilog HDL source
H264
- h.264(verilog HDL) 这是基于流水线结构的H.264解码器源码-h.264 (verilog HDL) which is based on the pipeline structure of the H.264 decoder source code
i2c.tar
- I2C verilog HDL code including test environment
uart_txd
- 基于verilog hdl的UART串口发送子程序。-Verilog hdl a UART-based serial port to send subroutine.
fir
- 利用FPGA中verlog HDL实现FIR滤波功能,可自行设置相关参数,生成模块-Verlog HDL in the use of FPGA realization of FIR filtering, the provision of the relevant parameters can generate module
4NandFlash
- 基于verilog hdl 的Nand Flash控制代码-Verilog hdl-based control code of the Nand Flash
i2_cmaster
- verilog HDL i2c主机代码-verilog HDL i2c host code
VerilogHDL44keyboard
- verilog hdl 4*4 矩阵键盘,去抖-verilog hdl 4* 4 matrix keyboard, to tremble
VERILOG.HDL
- Verilog 硬件描述语言. 很好的学习HDL语言的书籍资料.-Verilog HDL , a very good book for learning Verilog.
s1_core.tar
- SPARC model verilog HDL
DDS-top
- 能够基于DDS实现输出正弦波形的一部分程序,利用Verilog HDL语言编写。-Able to achieve based on the DDS output sine wave-shaped part of the procedure, the use of Verilog HDL language.
RAM_Examples
- Verilog hdl code for representing ram and rom "memory" using many methods
pwm
- pwm的占空比和死区时间可调的Verilog HDL程序设计和测试-duty cycle of pwm and adjustable dead time of the Verilog HDL design and testing procedures
FPGArealiztionofdigitalsignalprocessing
- 数字信号处理FPGA实现 实用程序和文件,有sine.exe ---输入宽度。输出对应的正弦波表 mif文件 csd.exe --- 寻找整数和分数的标准有符号数字量(canonical signed digit ,CSD)表达式程序 fpinv.exe --- 倒数计算浮点数表的程序 dagen.exe ---分布式算法文件生成HDL" onclick="tagshow(event)" class="t_tag">V
caiyang
- 种用FPGA 实现对高速A/ D 转换芯片的控制电路,系统以MAX125 为例,详细介绍了含有FIFO 存储器的A/ D 采样控制电路的设计方法,并给出了A/D 采样控制电路的V HDL 源程序和整个采样存储的顶层电路原理图.-Species with FPGA to achieve high-speed A/D conversion chip control circuit, the system as an example to M
PhaseLockedLoop
- This tutorial starts with a simple conceptual model of an analog Phase-Locked Loop (PLL). Through elaboration it ends at a model of an all digital and fixed-point phase-locked loop. The final model can serve a starting p
verilog_FPGA_DDC
- 这是一个用verilog HDL实现的实现数字下变频的源代码。-This is a verilog HDL used to achieve the realization of digital down conversion of the source code.
traffic
- 一个很好的交通灯控制的Verilog HDL实现方式,包括LED显示部分。-A good control of traffic lights to achieve the Verilog HDL, including the LED display.